gpio/davinci: add interrupt support for GPIOs 16-31
Interrupts for GPIOs 16 through 31 are enabled by bit 1 in the "binten" register (offset 8). Previous versions of GPIO only used bit 0, which enables GPIO 0-15 interrupts. Signed-off-by: Vitaly Andrianov <vitalya@ti.com> Reviewed-by: Grygorii Strashko <grygorii.strashko@ti.com> Reviewed-by: Sekhar Nori <nsekhar@ti.com> Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
This commit is contained in:
parent
2563606ce4
commit
3685bbce2e
@ -545,7 +545,7 @@ static int davinci_gpio_irq_setup(struct platform_device *pdev)
|
||||
chips[0].chip.to_irq = gpio_to_irq_unbanked;
|
||||
chips[0].gpio_irq = bank_irq;
|
||||
chips[0].gpio_unbanked = pdata->gpio_unbanked;
|
||||
binten = BIT(0);
|
||||
binten = GENMASK(pdata->gpio_unbanked / 16, 0);
|
||||
|
||||
/* AINTC handles mask/unmask; GPIO handles triggering */
|
||||
irq = bank_irq;
|
||||
|
Loading…
Reference in New Issue
Block a user