mmc: renesas_sdhi_internal_dmac: fix #define RST_RESERVED_BITS
commit 9faf870e559a710c44e747ba20383ea82d8ac5d2 upstream. The DM_CM_RST register actually has bits 0-31 defaulting to 1s and bits 32-63 defaulting to 0s -- fix off-by-one in #define RST_RESERVED_BITS. Signed-off-by: Sergei Shtylyov <sergei.shtylyov@cogentembedded.com> Reviewed-by: Wolfram Sang <wsa+renesas@sang-engineering.com> Fixes: 2a68ea7896e3 ("mmc: renesas-sdhi: add support for R-Car Gen3 SDHI DMAC") Cc: stable@vger.kernel.org # v4.14+ Signed-off-by: Ulf Hansson <ulf.hansson@linaro.org> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
This commit is contained in:
parent
74b83d076c
commit
3a9bc441b6
@ -45,7 +45,7 @@
|
||||
/* DM_CM_RST */
|
||||
#define RST_DTRANRST1 BIT(9)
|
||||
#define RST_DTRANRST0 BIT(8)
|
||||
#define RST_RESERVED_BITS GENMASK_ULL(32, 0)
|
||||
#define RST_RESERVED_BITS GENMASK_ULL(31, 0)
|
||||
|
||||
/* DM_CM_INFO1 and DM_CM_INFO1_MASK */
|
||||
#define INFO1_CLEAR 0
|
||||
|
Loading…
x
Reference in New Issue
Block a user