iv/linux
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

ARM: tegra: Fix Beaver's PCIe lane configuration

Browse Source 
Beaver's PCIe lane configuration most closely matches x2 x2 x2 rather
than x4 x1 x1, since clocks 0 and 2 are used, and lanes 0 and 5 are used,
and the only way those align is with a x2 x2 x2 configuration.

Also, disable root port 1; there's nothing connected to it. Root port 0
is the on-board PCIe Ethernet, and port 2 is the mini-PCIe slot.

Signed-off-by: Stephen Warren <swarren@nvidia.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
Signed-off-by: Stephen Warren <swarren@nvidia.com>
This commit is contained in:
Stephen Warren 2013-08-09 16:49:29 +02:00
parent bb034cb5eb
commit 44fefab459
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
arch/arm/boot/dts/tegra30-beaver.dts
View File

@ -18,16 +18,16 @@
pci@1,0 { pci@1,0 {
status = "okay"; status = "okay";
nvidia,num-lanes = <4>; nvidia,num-lanes = <2>;
}; };
pci@2,0 { pci@2,0 {
status = "okay"; nvidia,num-lanes = <2>;
nvidia,num-lanes = <1>;
}; };
pci@3,0 { pci@3,0 {
nvidia,num-lanes = <1>; status = "okay";
nvidia,num-lanes = <2>;
}; };
}; };