iv/linux
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

memory: tegra: Replace readl-writel with mc_readl-mc_writel

Browse Source 
There is no need for a memory barriers on reading/writing of register
values as we only care about the read/write order, hence let's use the
common helpers.

Signed-off-by: Dmitry Osipenko <digetx@gmail.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
This commit is contained in:
Dmitry Osipenko 2019-04-12 01:12:49 +03:00 committed by Thierry Reding
parent b906c056b6
commit 48791f9722
1 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
drivers/memory/tegra/mc.c
View File

@ -288,24 +288,24 @@ static int tegra_mc_setup_latency_allowance(struct tegra_mc *mc)
tick = (unsigned long long)mc->tick * clk_get_rate(mc->clk); tick = (unsigned long long)mc->tick * clk_get_rate(mc->clk);
do_div(tick, NSEC_PER_SEC); do_div(tick, NSEC_PER_SEC);
value = readl(mc->regs + MC_EMEM_ARB_CFG); value = mc_readl(mc, MC_EMEM_ARB_CFG);
value &= ~MC_EMEM_ARB_CFG_CYCLES_PER_UPDATE_MASK; value &= ~MC_EMEM_ARB_CFG_CYCLES_PER_UPDATE_MASK;
value |= MC_EMEM_ARB_CFG_CYCLES_PER_UPDATE(tick); value |= MC_EMEM_ARB_CFG_CYCLES_PER_UPDATE(tick);
writel(value, mc->regs + MC_EMEM_ARB_CFG); mc_writel(mc, value, MC_EMEM_ARB_CFG);
/* write latency allowance defaults */ /* write latency allowance defaults */
for (i = 0; i < mc->soc->num_clients; i++) { for (i = 0; i < mc->soc->num_clients; i++) {
const struct tegra_mc_la *la = &mc->soc->clients[i].la; const struct tegra_mc_la *la = &mc->soc->clients[i].la;
u32 value; u32 value;
value = readl(mc->regs + la->reg); value = mc_readl(mc, la->reg);
value &= ~(la->mask << la->shift); value &= ~(la->mask << la->shift);
value |= (la->def & la->mask) << la->shift; value |= (la->def & la->mask) << la->shift;
writel(value, mc->regs + la->reg); mc_writel(mc, value, la->reg);
} }
/* latch new values */ /* latch new values */
writel(MC_TIMING_UPDATE, mc->regs + MC_TIMING_CONTROL); mc_writel(mc, MC_TIMING_UPDATE, MC_TIMING_CONTROL);
return 0; return 0;
} }