TI Serdes changes for 5.13

-----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCAAdFiEE+vs47OPLdNbVcHzyfBQHDyUjg0cFAmBRotUACgkQfBQHDyUj
 g0dBHRAA08gs75Nv9Jy4ap7/Fx5QHzY0YaJn6eQ3kbIyUZy5uknNynLouaCQBGAV
 90dOGW62HkFA10pV1cFWGND0LeTcqsj4Cz7gYn8CAWN0gohYS0Et7GyCKGbEuu7j
 +KsmJNMk/q0LrpFR+Cc/vebyI57+C/YgL+arFs0LCgMVPxXF+GO3VkkjF48lOWaK
 rmM4yQ7qJodBhoKpE+bDid4mjP5BRCAq4nN5EMjkcmHc9O+rVM3Aldc2kOAFhB4v
 qRXhdApt8hEXI4FTTsczjnIu9roM78nKqx+eVQGt96nHoNjkFeUEM//e5t72B1BH
 uXTJEkj7AcMdup5NefmNTDEIiW3sULKvm5k54q9+qWMhv+eQmd9YomYc5hkRnrOS
 dFqPHlNsz6VkLTpXiZNwNV4E2dlz3EmkqzuzPUQ03RuVwR+lI0+ZZUwWb/t/XYhR
 xSakVPV/mxIaotrhJuLp0jMhbK9BnP03vsjDRqhCv7UTKCmt1n3PFUeGA9GyaJGH
 YVFGJ7vw3d72FjzDRdLtkbxKU91FwU/zdh1v/OQGYq5y9W0z6EYDEx76sI2RXFJQ
 iULC6fxpI+YlOWDBDELG362lIYoeUcD355cd3JqlWRSnXPTMkzBuM0Tewa+Fko48
 sKcr3fL7W/MUhOlX45LpLIRK/FvB60FEnjKTodrixwBq9JVBE8g=
 =XDus
 -----END PGP SIGNATURE-----

Merge tag 'ti-serdes-for-5.13' into next

TI Serdes changes for 5.13

Documentation/devicetree/bindings/phy/phy-cadence-torrent.yaml

@@ -28,13 +28,27 @@ properties:
   '#size-cells':
     const: 0
 
+  '#clock-cells':
+    const: 1
+
   clocks:
-    maxItems: 1
+    minItems: 1
+    maxItems: 2
     description:
-      PHY reference clock. Must contain an entry in clock-names.
+      PHY reference clock for 1 item. Must contain an entry in clock-names.
+      Optional Parent to enable output reference clock.
 
   clock-names:
-    const: refclk
+    minItems: 1
+    items:
+      - const: refclk
+      - const: phy_en_refclk
+
+  assigned-clocks:
+    maxItems: 3
+
+  assigned-clock-parents:
+    maxItems: 3
 
   reg:
     minItems: 1

Documentation/devicetree/bindings/phy/ti,phy-j721e-wiz.yaml

@@ -15,6 +15,7 @@ properties:
     enum:
       - ti,j721e-wiz-16g
       - ti,j721e-wiz-10g
+      - ti,am64-wiz-10g
 
   power-domains:
     maxItems: 1
@@ -42,6 +43,9 @@ properties:
   "#reset-cells":
     const: 1
 
+  "#clock-cells":
+    const: 1
+
   ranges: true
 
   assigned-clocks:

include/dt-bindings/mux/ti-serdes.h

@@ -90,4 +90,9 @@
 #define J7200_SERDES0_LANE3_USB			0x2
 #define J7200_SERDES0_LANE3_IP4_UNUSED		0x3
 
+/* AM64 */
+
+#define AM64_SERDES0_LANE0_PCIE0		0x0
+#define AM64_SERDES0_LANE0_USB			0x1
+
 #endif /* _DT_BINDINGS_MUX_TI_SERDES */

include/dt-bindings/phy/phy-cadence-torrent.h

@@ -10,4 +10,6 @@
 #define TORRENT_SERDES_EXTERNAL_SSC	1
 #define TORRENT_SERDES_INTERNAL_SSC	2
 
+#define CDNS_TORRENT_REFCLK_DRIVER      0
+
 #endif /* _DT_BINDINGS_TORRENT_SERDES_H */

include/dt-bindings/phy/phy-ti.h

@@ -0,0 +1,21 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+/*
+ * This header provides constants for TI SERDES.
+ */
+
+#ifndef _DT_BINDINGS_TI_SERDES
+#define _DT_BINDINGS_TI_SERDES
+
+/* Clock index for output clocks from WIZ */
+
+/* MUX Clocks */
+#define TI_WIZ_PLL0_REFCLK	0
+#define TI_WIZ_PLL1_REFCLK	1
+#define TI_WIZ_REFCLK_DIG	2
+
+/* Reserve index here for future additions */
+
+/* MISC Clocks */
+#define TI_WIZ_PHY_EN_REFCLK	16
+
+#endif /* _DT_BINDINGS_TI_SERDES */