fbdev/intelfb: Remove driver
From looking at the PCI IDs, every device supported by intelfb is also supported by i915. Anyone still using intelfb should please move on to i915, which does everything intelfb does but better. Removing intelfb is motivated by the driver's excessive use of the global screen_info state. The state belongs to architecture and firmware code; device drivers should not attempt to access it. But fixing intelfb would require a significant change in the driver's probing logic. As intelfb has been obsolete for nearly 2 decades, it is probably not worth the effort. Let's just remove it. Also remove the related documentation. Signed-off-by: Thomas Zimmermann <tzimmermann@suse.de> Acked-by: Maik Broemme <mbroemme@libmpq.org> Signed-off-by: Helge Deller <deller@gmx.de>
This commit is contained in:
Thomas Zimmermann
Helge Deller
parent
c25a19afb8
commit
689237ab37
@ -19,7 +19,6 @@ Frame Buffer
|
||||
framebuffer
|
||||
gxfb
|
||||
intel810
|
||||
intelfb
|
||||
internals
|
||||
lxfb
|
||||
matroxfb
|
||||
|
||||
@ -1,155 +0,0 @@
|
||||
=============================================================
|
||||
Intel 830M/845G/852GM/855GM/865G/915G/945G Framebuffer driver
|
||||
=============================================================
|
||||
|
||||
A. Introduction
|
||||
===============
|
||||
|
||||
This is a framebuffer driver for various Intel 8xx/9xx compatible
|
||||
graphics devices. These would include:
|
||||
|
||||
- Intel 830M
|
||||
- Intel 845G
|
||||
- Intel 852GM
|
||||
- Intel 855GM
|
||||
- Intel 865G
|
||||
- Intel 915G
|
||||
- Intel 915GM
|
||||
- Intel 945G
|
||||
- Intel 945GM
|
||||
- Intel 945GME
|
||||
- Intel 965G
|
||||
- Intel 965GM
|
||||
|
||||
B. List of available options
|
||||
=============================
|
||||
|
||||
a. "video=intelfb"
|
||||
enables the intelfb driver
|
||||
|
||||
Recommendation: required
|
||||
|
||||
b. "mode=<xres>x<yres>[-<bpp>][@<refresh>]"
|
||||
select mode
|
||||
|
||||
Recommendation: user preference
|
||||
(default = 1024x768-32@70)
|
||||
|
||||
c. "vram=<value>"
|
||||
select amount of system RAM in MB to allocate for the video memory
|
||||
if not enough RAM was already allocated by the BIOS.
|
||||
|
||||
Recommendation: 1 - 4 MB.
|
||||
(default = 4 MB)
|
||||
|
||||
d. "voffset=<value>"
|
||||
select at what offset in MB of the logical memory to allocate the
|
||||
framebuffer memory. The intent is to avoid the memory blocks
|
||||
used by standard graphics applications (XFree86). Depending on your
|
||||
usage, adjust the value up or down, (0 for maximum usage, 63/127 MB
|
||||
for the least amount). Note, an arbitrary setting may conflict
|
||||
with XFree86.
|
||||
|
||||
Recommendation: do not set
|
||||
(default = 48 MB)
|
||||
|
||||
e. "accel"
|
||||
enable text acceleration. This can be enabled/reenabled anytime
|
||||
by using 'fbset -accel true/false'.
|
||||
|
||||
Recommendation: enable
|
||||
(default = set)
|
||||
|
||||
f. "hwcursor"
|
||||
enable cursor acceleration.
|
||||
|
||||
Recommendation: enable
|
||||
(default = set)
|
||||
|
||||
g. "mtrr"
|
||||
enable MTRR. This allows data transfers to the framebuffer memory
|
||||
to occur in bursts which can significantly increase performance.
|
||||
Not very helpful with the intel chips because of 'shared memory'.
|
||||
|
||||
Recommendation: set
|
||||
(default = set)
|
||||
|
||||
h. "fixed"
|
||||
disable mode switching.
|
||||
|
||||
Recommendation: do not set
|
||||
(default = not set)
|
||||
|
||||
The binary parameters can be unset with a "no" prefix, example "noaccel".
|
||||
The default parameter (not named) is the mode.
|
||||
|
||||
C. Kernel booting
|
||||
=================
|
||||
|
||||
Separate each option/option-pair by commas (,) and the option from its value
|
||||
with an equals sign (=) as in the following::
|
||||
|
||||
video=intelfb:option1,option2=value2
|
||||
|
||||
Sample Usage
|
||||
------------
|
||||
|
||||
In /etc/lilo.conf, add the line::
|
||||
|
||||
append="video=intelfb:mode=800x600-32@75,accel,hwcursor,vram=8"
|
||||
|
||||
This will initialize the framebuffer to 800x600 at 32bpp and 75Hz. The
|
||||
framebuffer will use 8 MB of System RAM. hw acceleration of text and cursor
|
||||
will be enabled.
|
||||
|
||||
Remarks
|
||||
-------
|
||||
|
||||
If setting this parameter doesn't work (you stay in a 80x25 text-mode),
|
||||
you might need to set the "vga=<mode>" parameter too - see vesafb.txt
|
||||
in this directory.
|
||||
|
||||
|
||||
D. Module options
|
||||
==================
|
||||
|
||||
The module parameters are essentially similar to the kernel
|
||||
parameters. The main difference is that you need to include a Boolean value
|
||||
(1 for TRUE, and 0 for FALSE) for those options which don't need a value.
|
||||
|
||||
Example, to enable MTRR, include "mtrr=1".
|
||||
|
||||
Sample Usage
|
||||
------------
|
||||
|
||||
Using the same setup as described above, load the module like this::
|
||||
|
||||
modprobe intelfb mode=800x600-32@75 vram=8 accel=1 hwcursor=1
|
||||
|
||||
Or just add the following to a configuration file in /etc/modprobe.d/::
|
||||
|
||||
options intelfb mode=800x600-32@75 vram=8 accel=1 hwcursor=1
|
||||
|
||||
and just do a::
|
||||
|
||||
modprobe intelfb
|
||||
|
||||
|
||||
E. Acknowledgment:
|
||||
===================
|
||||
|
||||
1. Geert Uytterhoeven - his excellent howto and the virtual
|
||||
framebuffer driver code made this possible.
|
||||
|
||||
2. Jeff Hartmann for his agpgart code.
|
||||
|
||||
3. David Dawes for his original kernel 2.4 code.
|
||||
|
||||
4. The X developers. Insights were provided just by reading the
|
||||
XFree86 source code.
|
||||
|
||||
5. Antonino A. Daplas for his inspiring i810fb driver.
|
||||
|
||||
6. Andrew Morton for his kernel patches maintenance.
|
||||
|
||||
Sylvain
|
||||
@ -128,7 +128,6 @@ Code Seq# Include File Comments
|
||||
'F' all linux/fb.h conflict!
|
||||
'F' 01-02 drivers/scsi/pmcraid.h conflict!
|
||||
'F' 20 drivers/video/fsl-diu-fb.h conflict!
|
||||
'F' 20 drivers/video/intelfb/intelfb.h conflict!
|
||||
'F' 20 linux/ivtvfb.h conflict!
|
||||
'F' 20 linux/matroxfb.h conflict!
|
||||
'F' 20 drivers/video/aty/atyfb_base.c conflict!
|
||||
|
||||
@ -10652,13 +10652,6 @@ S: Supported
|
||||
F: drivers/infiniband/hw/irdma/
|
||||
F: include/uapi/rdma/irdma-abi.h
|
||||
|
||||
INTEL FRAMEBUFFER DRIVER (excluding 810 and 815)
|
||||
M: Maik Broemme <mbroemme@libmpq.org>
|
||||
L: linux-fbdev@vger.kernel.org
|
||||
S: Maintained
|
||||
F: Documentation/fb/intelfb.rst
|
||||
F: drivers/video/fbdev/intelfb/
|
||||
|
||||
INTEL GPIO DRIVERS
|
||||
M: Andy Shevchenko <andy@kernel.org>
|
||||
L: linux-gpio@vger.kernel.org
|
||||
|
||||
@ -71,9 +71,8 @@ obj-y += gpu/
|
||||
|
||||
obj-$(CONFIG_CONNECTOR) += connector/
|
||||
|
||||
# i810fb and intelfb depend on char/agp/
|
||||
# i810fb depends on char/agp/
|
||||
obj-$(CONFIG_FB_I810) += video/fbdev/i810/
|
||||
obj-$(CONFIG_FB_INTEL) += video/fbdev/intelfb/
|
||||
|
||||
obj-$(CONFIG_PARPORT) += parport/
|
||||
obj-y += base/ block/ misc/ mfd/ nfc/
|
||||
|
||||
@ -829,45 +829,6 @@ config FB_I810_I2C
|
||||
|
||||
If unsure, say Y.
|
||||
|
||||
config FB_INTEL
|
||||
tristate "Intel 830M/845G/852GM/855GM/865G/915G/945G/945GM/965G/965GM support"
|
||||
depends on FB && PCI && X86 && AGP_INTEL && EXPERT
|
||||
select FB_CFB_FILLRECT
|
||||
select FB_CFB_COPYAREA
|
||||
select FB_CFB_IMAGEBLIT
|
||||
select FB_IOMEM_FOPS
|
||||
select FB_MODE_HELPERS
|
||||
select BOOT_VESA_SUPPORT if FB_INTEL = y
|
||||
select VIDEO_NOMODESET
|
||||
depends on !DRM_I915
|
||||
help
|
||||
This driver supports the on-board graphics built in to the Intel
|
||||
830M/845G/852GM/855GM/865G/915G/915GM/945G/945GM/965G/965GM chipsets.
|
||||
Say Y if you have and plan to use such a board.
|
||||
|
||||
To make FB_INTEL=Y work you need to say AGP_INTEL=y too.
|
||||
|
||||
To compile this driver as a module, choose M here: the
|
||||
module will be called intelfb.
|
||||
|
||||
For more information, please read <file:Documentation/fb/intelfb.rst>
|
||||
|
||||
config FB_INTEL_DEBUG
|
||||
bool "Intel driver Debug Messages"
|
||||
depends on FB_INTEL
|
||||
help
|
||||
Say Y here if you want the Intel driver to output all sorts
|
||||
of debugging information to provide to the maintainer when
|
||||
something goes wrong.
|
||||
|
||||
config FB_INTEL_I2C
|
||||
bool "DDC/I2C for Intel framebuffer support"
|
||||
depends on FB_INTEL
|
||||
select FB_DDC
|
||||
default y
|
||||
help
|
||||
Say Y here if you want DDC/I2C support for your on-board Intel graphics.
|
||||
|
||||
config FB_MATROX
|
||||
tristate "Matrox acceleration"
|
||||
depends on FB && PCI
|
||||
|
||||
@ -1,8 +0,0 @@
|
||||
# SPDX-License-Identifier: GPL-2.0
|
||||
obj-$(CONFIG_FB_INTEL) += intelfb.o
|
||||
|
||||
intelfb-y := intelfbdrv.o intelfbhw.o
|
||||
intelfb-$(CONFIG_FB_INTEL_I2C) += intelfb_i2c.o
|
||||
intelfb-objs := $(intelfb-y)
|
||||
|
||||
ccflags-$(CONFIG_FB_INTEL_DEBUG) := -DDEBUG -DREGDUMP
|
||||
@ -1,382 +0,0 @@
|
||||
/* SPDX-License-Identifier: GPL-2.0 */
|
||||
#ifndef _INTELFB_H
|
||||
#define _INTELFB_H
|
||||
|
||||
/* $DHD: intelfb/intelfb.h,v 1.40 2003/06/27 15:06:25 dawes Exp $ */
|
||||
|
||||
#include <linux/agp_backend.h>
|
||||
#include <linux/fb.h>
|
||||
|
||||
#ifdef CONFIG_FB_INTEL_I2C
|
||||
#include <linux/i2c.h>
|
||||
#include <linux/i2c-algo-bit.h>
|
||||
#endif
|
||||
|
||||
/*** Version/name ***/
|
||||
#define INTELFB_VERSION "0.9.6"
|
||||
#define INTELFB_MODULE_NAME "intelfb"
|
||||
#define SUPPORTED_CHIPSETS "830M/845G/852GM/855GM/865G/915G/915GM/945G/945GM/945GME/965G/965GM"
|
||||
|
||||
|
||||
/*** Debug/feature defines ***/
|
||||
|
||||
#ifndef DEBUG
|
||||
#define DEBUG 0
|
||||
#endif
|
||||
|
||||
#ifndef VERBOSE
|
||||
#define VERBOSE 0
|
||||
#endif
|
||||
|
||||
#ifndef REGDUMP
|
||||
#define REGDUMP 0
|
||||
#endif
|
||||
|
||||
#ifndef DETECT_VGA_CLASS_ONLY
|
||||
#define DETECT_VGA_CLASS_ONLY 1
|
||||
#endif
|
||||
|
||||
#ifndef ALLOCATE_FOR_PANNING
|
||||
#define ALLOCATE_FOR_PANNING 1
|
||||
#endif
|
||||
|
||||
#ifndef PREFERRED_MODE
|
||||
#define PREFERRED_MODE "1024x768-32@70"
|
||||
#endif
|
||||
|
||||
/*** hw-related values ***/
|
||||
|
||||
/* Resource Allocation */
|
||||
#define INTELFB_FB_ACQUIRED 1
|
||||
#define INTELFB_MMIO_ACQUIRED 2
|
||||
|
||||
/* PCI ids for supported devices */
|
||||
#define PCI_DEVICE_ID_INTEL_830M 0x3577
|
||||
#define PCI_DEVICE_ID_INTEL_845G 0x2562
|
||||
#define PCI_DEVICE_ID_INTEL_85XGM 0x3582
|
||||
#define PCI_DEVICE_ID_INTEL_854 0x358E
|
||||
#define PCI_DEVICE_ID_INTEL_865G 0x2572
|
||||
#define PCI_DEVICE_ID_INTEL_915G 0x2582
|
||||
#define PCI_DEVICE_ID_INTEL_915GM 0x2592
|
||||
#define PCI_DEVICE_ID_INTEL_945G 0x2772
|
||||
#define PCI_DEVICE_ID_INTEL_945GM 0x27A2
|
||||
#define PCI_DEVICE_ID_INTEL_945GME 0x27AE
|
||||
#define PCI_DEVICE_ID_INTEL_965G 0x29A2
|
||||
#define PCI_DEVICE_ID_INTEL_965GM 0x2A02
|
||||
|
||||
/* Size of MMIO region */
|
||||
#define INTEL_REG_SIZE 0x80000
|
||||
|
||||
#define STRIDE_ALIGNMENT 16
|
||||
#define STRIDE_ALIGNMENT_I9XX 64
|
||||
|
||||
#define PALETTE_8_ENTRIES 256
|
||||
|
||||
|
||||
/*** Macros ***/
|
||||
|
||||
/* basic arithmetic */
|
||||
#define KB(x) ((x) * 1024)
|
||||
#define MB(x) ((x) * 1024 * 1024)
|
||||
#define BtoKB(x) ((x) / 1024)
|
||||
#define BtoMB(x) ((x) / 1024 / 1024)
|
||||
|
||||
#define GTT_PAGE_SIZE KB(4)
|
||||
|
||||
#define ROUND_UP_TO(x, y) (((x) + (y) - 1) / (y) * (y))
|
||||
#define ROUND_DOWN_TO(x, y) ((x) / (y) * (y))
|
||||
#define ROUND_UP_TO_PAGE(x) ROUND_UP_TO((x), GTT_PAGE_SIZE)
|
||||
#define ROUND_DOWN_TO_PAGE(x) ROUND_DOWN_TO((x), GTT_PAGE_SIZE)
|
||||
|
||||
/* messages */
|
||||
#define PFX INTELFB_MODULE_NAME ": "
|
||||
|
||||
#define ERR_MSG(fmt, args...) printk(KERN_ERR PFX fmt, ## args)
|
||||
#define WRN_MSG(fmt, args...) printk(KERN_WARNING PFX fmt, ## args)
|
||||
#define NOT_MSG(fmt, args...) printk(KERN_NOTICE PFX fmt, ## args)
|
||||
#define INF_MSG(fmt, args...) printk(KERN_INFO PFX fmt, ## args)
|
||||
#if DEBUG
|
||||
#define DBG_MSG(fmt, args...) printk(KERN_DEBUG PFX fmt, ## args)
|
||||
#else
|
||||
#define DBG_MSG(fmt, args...) while (0) printk(fmt, ## args)
|
||||
#endif
|
||||
|
||||
/* get commonly used pointers */
|
||||
#define GET_DINFO(info) (info)->par
|
||||
|
||||
/* misc macros */
|
||||
#define ACCEL(d, i) \
|
||||
((d)->accel && !(d)->ring_lockup && \
|
||||
((i)->var.accel_flags & FB_ACCELF_TEXT))
|
||||
|
||||
/*#define NOACCEL_CHIPSET(d) \
|
||||
((d)->chipset != INTEL_865G)*/
|
||||
#define NOACCEL_CHIPSET(d) \
|
||||
(0)
|
||||
|
||||
#define FIXED_MODE(d) ((d)->fixed_mode)
|
||||
|
||||
/*** Driver parameters ***/
|
||||
|
||||
#define RINGBUFFER_SIZE KB(64)
|
||||
#define HW_CURSOR_SIZE KB(4)
|
||||
|
||||
/* Intel agpgart driver */
|
||||
#define AGP_PHYSICAL_MEMORY 2
|
||||
|
||||
/* store information about an Ixxx DVO */
|
||||
/* The i830->i865 use multiple DVOs with multiple i2cs */
|
||||
/* the i915, i945 have a single sDVO i2c bus - which is different */
|
||||
#define MAX_OUTPUTS 6
|
||||
|
||||
/* these are outputs from the chip - integrated only
|
||||
external chips are via DVO or SDVO output */
|
||||
#define INTELFB_OUTPUT_UNUSED 0
|
||||
#define INTELFB_OUTPUT_ANALOG 1
|
||||
#define INTELFB_OUTPUT_DVO 2
|
||||
#define INTELFB_OUTPUT_SDVO 3
|
||||
#define INTELFB_OUTPUT_LVDS 4
|
||||
#define INTELFB_OUTPUT_TVOUT 5
|
||||
|
||||
#define INTELFB_DVO_CHIP_NONE 0
|
||||
#define INTELFB_DVO_CHIP_LVDS 1
|
||||
#define INTELFB_DVO_CHIP_TMDS 2
|
||||
#define INTELFB_DVO_CHIP_TVOUT 4
|
||||
|
||||
#define INTELFB_OUTPUT_PIPE_NC 0
|
||||
#define INTELFB_OUTPUT_PIPE_A 1
|
||||
#define INTELFB_OUTPUT_PIPE_B 2
|
||||
|
||||
/*** Data Types ***/
|
||||
|
||||
/* supported chipsets */
|
||||
enum intel_chips {
|
||||
INTEL_830M,
|
||||
INTEL_845G,
|
||||
INTEL_85XGM,
|
||||
INTEL_852GM,
|
||||
INTEL_852GME,
|
||||
INTEL_854,
|
||||
INTEL_855GM,
|
||||
INTEL_855GME,
|
||||
INTEL_865G,
|
||||
INTEL_915G,
|
||||
INTEL_915GM,
|
||||
INTEL_945G,
|
||||
INTEL_945GM,
|
||||
INTEL_945GME,
|
||||
INTEL_965G,
|
||||
INTEL_965GM,
|
||||
};
|
||||
|
||||
struct intelfb_hwstate {
|
||||
u32 vga0_divisor;
|
||||
u32 vga1_divisor;
|
||||
u32 vga_pd;
|
||||
u32 dpll_a;
|
||||
u32 dpll_b;
|
||||
u32 fpa0;
|
||||
u32 fpa1;
|
||||
u32 fpb0;
|
||||
u32 fpb1;
|
||||
u32 palette_a[PALETTE_8_ENTRIES];
|
||||
u32 palette_b[PALETTE_8_ENTRIES];
|
||||
u32 htotal_a;
|
||||
u32 hblank_a;
|
||||
u32 hsync_a;
|
||||
u32 vtotal_a;
|
||||
u32 vblank_a;
|
||||
u32 vsync_a;
|
||||
u32 src_size_a;
|
||||
u32 bclrpat_a;
|
||||
u32 htotal_b;
|
||||
u32 hblank_b;
|
||||
u32 hsync_b;
|
||||
u32 vtotal_b;
|
||||
u32 vblank_b;
|
||||
u32 vsync_b;
|
||||
u32 src_size_b;
|
||||
u32 bclrpat_b;
|
||||
u32 adpa;
|
||||
u32 dvoa;
|
||||
u32 dvob;
|
||||
u32 dvoc;
|
||||
u32 dvoa_srcdim;
|
||||
u32 dvob_srcdim;
|
||||
u32 dvoc_srcdim;
|
||||
u32 lvds;
|
||||
u32 pipe_a_conf;
|
||||
u32 pipe_b_conf;
|
||||
u32 disp_arb;
|
||||
u32 cursor_a_control;
|
||||
u32 cursor_b_control;
|
||||
u32 cursor_a_base;
|
||||
u32 cursor_b_base;
|
||||
u32 cursor_size;
|
||||
u32 disp_a_ctrl;
|
||||
u32 disp_b_ctrl;
|
||||
u32 disp_a_base;
|
||||
u32 disp_b_base;
|
||||
u32 cursor_a_palette[4];
|
||||
u32 cursor_b_palette[4];
|
||||
u32 disp_a_stride;
|
||||
u32 disp_b_stride;
|
||||
u32 vgacntrl;
|
||||
u32 add_id;
|
||||
u32 swf0x[7];
|
||||
u32 swf1x[7];
|
||||
u32 swf3x[3];
|
||||
u32 fence[8];
|
||||
u32 instpm;
|
||||
u32 mem_mode;
|
||||
u32 fw_blc_0;
|
||||
u32 fw_blc_1;
|
||||
u16 hwstam;
|
||||
u16 ier;
|
||||
u16 iir;
|
||||
u16 imr;
|
||||
};
|
||||
|
||||
struct intelfb_heap_data {
|
||||
u32 physical;
|
||||
u8 __iomem *virtual;
|
||||
u32 offset; /* in GATT pages */
|
||||
u32 size; /* in bytes */
|
||||
};
|
||||
|
||||
#ifdef CONFIG_FB_INTEL_I2C
|
||||
struct intelfb_i2c_chan {
|
||||
struct intelfb_info *dinfo;
|
||||
u32 reg;
|
||||
struct i2c_adapter adapter;
|
||||
struct i2c_algo_bit_data algo;
|
||||
};
|
||||
#endif
|
||||
|
||||
struct intelfb_output_rec {
|
||||
int type;
|
||||
int pipe;
|
||||
int flags;
|
||||
|
||||
#ifdef CONFIG_FB_INTEL_I2C
|
||||
struct intelfb_i2c_chan i2c_bus;
|
||||
struct intelfb_i2c_chan ddc_bus;
|
||||
#endif
|
||||
};
|
||||
|
||||
struct intelfb_vsync {
|
||||
wait_queue_head_t wait;
|
||||
unsigned int count;
|
||||
int pan_display;
|
||||
u32 pan_offset;
|
||||
};
|
||||
|
||||
struct intelfb_info {
|
||||
struct fb_info *info;
|
||||
const struct fb_ops *fbops;
|
||||
struct pci_dev *pdev;
|
||||
|
||||
struct intelfb_hwstate save_state;
|
||||
|
||||
/* agpgart structs */
|
||||
struct agp_memory *gtt_fb_mem; /* use all stolen memory or vram */
|
||||
struct agp_memory *gtt_ring_mem; /* ring buffer */
|
||||
struct agp_memory *gtt_cursor_mem; /* hw cursor */
|
||||
|
||||
/* use a gart reserved fb mem */
|
||||
u8 fbmem_gart;
|
||||
|
||||
int wc_cookie;
|
||||
|
||||
/* heap data */
|
||||
struct intelfb_heap_data aperture;
|
||||
struct intelfb_heap_data fb;
|
||||
struct intelfb_heap_data ring;
|
||||
struct intelfb_heap_data cursor;
|
||||
|
||||
/* mmio regs */
|
||||
u32 mmio_base_phys;
|
||||
u8 __iomem *mmio_base;
|
||||
|
||||
/* fb start offset (in bytes) */
|
||||
u32 fb_start;
|
||||
|
||||
/* ring buffer */
|
||||
u32 ring_head;
|
||||
u32 ring_tail;
|
||||
u32 ring_tail_mask;
|
||||
u32 ring_space;
|
||||
u32 ring_lockup;
|
||||
|
||||
/* palette */
|
||||
u32 pseudo_palette[16];
|
||||
|
||||
/* chip info */
|
||||
int pci_chipset;
|
||||
int chipset;
|
||||
const char *name;
|
||||
int mobile;
|
||||
|
||||
/* current mode */
|
||||
int bpp, depth;
|
||||
u32 visual;
|
||||
int xres, yres, pitch;
|
||||
int pixclock;
|
||||
|
||||
/* current pipe */
|
||||
int pipe;
|
||||
|
||||
/* some flags */
|
||||
int accel;
|
||||
int hwcursor;
|
||||
int fixed_mode;
|
||||
int ring_active;
|
||||
int flag;
|
||||
unsigned long irq_flags;
|
||||
int open;
|
||||
|
||||
/* vsync */
|
||||
struct intelfb_vsync vsync;
|
||||
spinlock_t int_lock;
|
||||
|
||||
/* hw cursor */
|
||||
int cursor_on;
|
||||
int cursor_blanked;
|
||||
u8 cursor_src[64];
|
||||
|
||||
/* initial parameters */
|
||||
int initial_vga;
|
||||
struct fb_var_screeninfo initial_var;
|
||||
u32 initial_fb_base;
|
||||
u32 initial_video_ram;
|
||||
u32 initial_pitch;
|
||||
|
||||
/* driver registered */
|
||||
int registered;
|
||||
|
||||
/* index into plls */
|
||||
int pll_index;
|
||||
|
||||
/* outputs */
|
||||
int num_outputs;
|
||||
struct intelfb_output_rec output[MAX_OUTPUTS];
|
||||
};
|
||||
|
||||
#define IS_I9XX(dinfo) (((dinfo)->chipset == INTEL_915G) || \
|
||||
((dinfo)->chipset == INTEL_915GM) || \
|
||||
((dinfo)->chipset == INTEL_945G) || \
|
||||
((dinfo)->chipset == INTEL_945GM) || \
|
||||
((dinfo)->chipset == INTEL_945GME) || \
|
||||
((dinfo)->chipset == INTEL_965G) || \
|
||||
((dinfo)->chipset == INTEL_965GM))
|
||||
|
||||
/*** function prototypes ***/
|
||||
|
||||
extern int intelfb_var_to_depth(const struct fb_var_screeninfo *var);
|
||||
|
||||
#ifdef CONFIG_FB_INTEL_I2C
|
||||
extern void intelfb_create_i2c_busses(struct intelfb_info *dinfo);
|
||||
extern void intelfb_delete_i2c_busses(struct intelfb_info *dinfo);
|
||||
#endif
|
||||
|
||||
#endif /* _INTELFB_H */
|
||||
@ -1,209 +0,0 @@
|
||||
/**************************************************************************
|
||||
|
||||
Copyright 2006 Dave Airlie <airlied@linux.ie>
|
||||
|
||||
All Rights Reserved.
|
||||
|
||||
Permission is hereby granted, free of charge, to any person obtaining a
|
||||
copy of this software and associated documentation files (the "Software"),
|
||||
to deal in the Software without restriction, including without limitation
|
||||
on the rights to use, copy, modify, merge, publish, distribute, sub
|
||||
license, and/or sell copies of the Software, and to permit persons to whom
|
||||
the Software is furnished to do so, subject to the following conditions:
|
||||
|
||||
The above copyright notice and this permission notice (including the next
|
||||
paragraph) shall be included in all copies or substantial portions of the
|
||||
Software.
|
||||
|
||||
THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
||||
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
||||
FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
|
||||
THE COPYRIGHT HOLDERS AND/OR THEIR SUPPLIERS BE LIABLE FOR ANY CLAIM,
|
||||
DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
|
||||
OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
|
||||
USE OR OTHER DEALINGS IN THE SOFTWARE.
|
||||
|
||||
**************************************************************************/
|
||||
|
||||
#include <linux/module.h>
|
||||
#include <linux/kernel.h>
|
||||
#include <linux/delay.h>
|
||||
#include <linux/pci.h>
|
||||
#include <linux/fb.h>
|
||||
|
||||
#include <linux/i2c.h>
|
||||
#include <linux/i2c-algo-bit.h>
|
||||
|
||||
#include <asm/io.h>
|
||||
|
||||
#include "intelfb.h"
|
||||
#include "intelfbhw.h"
|
||||
|
||||
/* bit locations in the registers */
|
||||
#define SCL_DIR_MASK 0x0001
|
||||
#define SCL_DIR 0x0002
|
||||
#define SCL_VAL_MASK 0x0004
|
||||
#define SCL_VAL_OUT 0x0008
|
||||
#define SCL_VAL_IN 0x0010
|
||||
#define SDA_DIR_MASK 0x0100
|
||||
#define SDA_DIR 0x0200
|
||||
#define SDA_VAL_MASK 0x0400
|
||||
#define SDA_VAL_OUT 0x0800
|
||||
#define SDA_VAL_IN 0x1000
|
||||
|
||||
static void intelfb_gpio_setscl(void *data, int state)
|
||||
{
|
||||
struct intelfb_i2c_chan *chan = data;
|
||||
struct intelfb_info *dinfo = chan->dinfo;
|
||||
u32 val;
|
||||
|
||||
OUTREG(chan->reg, (state ? SCL_VAL_OUT : 0) |
|
||||
SCL_DIR | SCL_DIR_MASK | SCL_VAL_MASK);
|
||||
val = INREG(chan->reg);
|
||||
}
|
||||
|
||||
static void intelfb_gpio_setsda(void *data, int state)
|
||||
{
|
||||
struct intelfb_i2c_chan *chan = data;
|
||||
struct intelfb_info *dinfo = chan->dinfo;
|
||||
u32 val;
|
||||
|
||||
OUTREG(chan->reg, (state ? SDA_VAL_OUT : 0) |
|
||||
SDA_DIR | SDA_DIR_MASK | SDA_VAL_MASK);
|
||||
val = INREG(chan->reg);
|
||||
}
|
||||
|
||||
static int intelfb_gpio_getscl(void *data)
|
||||
{
|
||||
struct intelfb_i2c_chan *chan = data;
|
||||
struct intelfb_info *dinfo = chan->dinfo;
|
||||
u32 val;
|
||||
|
||||
OUTREG(chan->reg, SCL_DIR_MASK);
|
||||
OUTREG(chan->reg, 0);
|
||||
val = INREG(chan->reg);
|
||||
return ((val & SCL_VAL_IN) != 0);
|
||||
}
|
||||
|
||||
static int intelfb_gpio_getsda(void *data)
|
||||
{
|
||||
struct intelfb_i2c_chan *chan = data;
|
||||
struct intelfb_info *dinfo = chan->dinfo;
|
||||
u32 val;
|
||||
|
||||
OUTREG(chan->reg, SDA_DIR_MASK);
|
||||
OUTREG(chan->reg, 0);
|
||||
val = INREG(chan->reg);
|
||||
return ((val & SDA_VAL_IN) != 0);
|
||||
}
|
||||
|
||||
static int intelfb_setup_i2c_bus(struct intelfb_info *dinfo,
|
||||
struct intelfb_i2c_chan *chan,
|
||||
const u32 reg, const char *name,
|
||||
int class)
|
||||
{
|
||||
int rc;
|
||||
|
||||
chan->dinfo = dinfo;
|
||||
chan->reg = reg;
|
||||
snprintf(chan->adapter.name, sizeof(chan->adapter.name),
|
||||
"intelfb %s", name);
|
||||
chan->adapter.class = class;
|
||||
chan->adapter.owner = THIS_MODULE;
|
||||
chan->adapter.algo_data = &chan->algo;
|
||||
chan->adapter.dev.parent = &chan->dinfo->pdev->dev;
|
||||
chan->algo.setsda = intelfb_gpio_setsda;
|
||||
chan->algo.setscl = intelfb_gpio_setscl;
|
||||
chan->algo.getsda = intelfb_gpio_getsda;
|
||||
chan->algo.getscl = intelfb_gpio_getscl;
|
||||
chan->algo.udelay = 40;
|
||||
chan->algo.timeout = 20;
|
||||
chan->algo.data = chan;
|
||||
|
||||
i2c_set_adapdata(&chan->adapter, chan);
|
||||
|
||||
/* Raise SCL and SDA */
|
||||
intelfb_gpio_setsda(chan, 1);
|
||||
intelfb_gpio_setscl(chan, 1);
|
||||
udelay(20);
|
||||
|
||||
rc = i2c_bit_add_bus(&chan->adapter);
|
||||
if (rc == 0)
|
||||
DBG_MSG("I2C bus %s registered.\n", name);
|
||||
else
|
||||
WRN_MSG("Failed to register I2C bus %s.\n", name);
|
||||
return rc;
|
||||
}
|
||||
|
||||
void intelfb_create_i2c_busses(struct intelfb_info *dinfo)
|
||||
{
|
||||
int i = 0;
|
||||
|
||||
/* everyone has at least a single analog output */
|
||||
dinfo->num_outputs = 1;
|
||||
dinfo->output[i].type = INTELFB_OUTPUT_ANALOG;
|
||||
|
||||
/* setup the DDC bus for analog output */
|
||||
intelfb_setup_i2c_bus(dinfo, &dinfo->output[i].ddc_bus, GPIOA,
|
||||
"CRTDDC_A", I2C_CLASS_DDC);
|
||||
i++;
|
||||
|
||||
/* need to add the output busses for each device
|
||||
- this function is very incomplete
|
||||
- i915GM has LVDS and TVOUT for example
|
||||
*/
|
||||
switch(dinfo->chipset) {
|
||||
case INTEL_830M:
|
||||
case INTEL_845G:
|
||||
case INTEL_854:
|
||||
case INTEL_855GM:
|
||||
case INTEL_865G:
|
||||
dinfo->output[i].type = INTELFB_OUTPUT_DVO;
|
||||
intelfb_setup_i2c_bus(dinfo, &dinfo->output[i].ddc_bus,
|
||||
GPIOD, "DVODDC_D", I2C_CLASS_DDC);
|
||||
intelfb_setup_i2c_bus(dinfo, &dinfo->output[i].i2c_bus,
|
||||
GPIOE, "DVOI2C_E", 0);
|
||||
i++;
|
||||
break;
|
||||
case INTEL_915G:
|
||||
case INTEL_915GM:
|
||||
/* has some LVDS + tv-out */
|
||||
case INTEL_945G:
|
||||
case INTEL_945GM:
|
||||
case INTEL_945GME:
|
||||
case INTEL_965G:
|
||||
case INTEL_965GM:
|
||||
/* SDVO ports have a single control bus - 2 devices */
|
||||
dinfo->output[i].type = INTELFB_OUTPUT_SDVO;
|
||||
intelfb_setup_i2c_bus(dinfo, &dinfo->output[i].i2c_bus,
|
||||
GPIOE, "SDVOCTRL_E", 0);
|
||||
/* TODO: initialize the SDVO */
|
||||
/* I830SDVOInit(pScrn, i, DVOB); */
|
||||
i++;
|
||||
|
||||
/* set up SDVOC */
|
||||
dinfo->output[i].type = INTELFB_OUTPUT_SDVO;
|
||||
dinfo->output[i].i2c_bus = dinfo->output[i - 1].i2c_bus;
|
||||
/* TODO: initialize the SDVO */
|
||||
/* I830SDVOInit(pScrn, i, DVOC); */
|
||||
i++;
|
||||
break;
|
||||
}
|
||||
dinfo->num_outputs = i;
|
||||
}
|
||||
|
||||
void intelfb_delete_i2c_busses(struct intelfb_info *dinfo)
|
||||
{
|
||||
int i;
|
||||
|
||||
for (i = 0; i < MAX_OUTPUTS; i++) {
|
||||
if (dinfo->output[i].i2c_bus.dinfo) {
|
||||
i2c_del_adapter(&dinfo->output[i].i2c_bus.adapter);
|
||||
dinfo->output[i].i2c_bus.dinfo = NULL;
|
||||
}
|
||||
if (dinfo->output[i].ddc_bus.dinfo) {
|
||||
i2c_del_adapter(&dinfo->output[i].ddc_bus.adapter);
|
||||
dinfo->output[i].ddc_bus.dinfo = NULL;
|
||||
}
|
||||
}
|
||||
}
|
||||
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
@ -1,609 +0,0 @@
|
||||
#ifndef _INTELFBHW_H
|
||||
#define _INTELFBHW_H
|
||||
|
||||
/* $DHD: intelfb/intelfbhw.h,v 1.5 2003/06/27 15:06:25 dawes Exp $ */
|
||||
|
||||
|
||||
/*** HW-specific data ***/
|
||||
|
||||
/* Information about the 852GM/855GM variants */
|
||||
#define INTEL_85X_CAPID 0x44
|
||||
#define INTEL_85X_VARIANT_MASK 0x7
|
||||
#define INTEL_85X_VARIANT_SHIFT 5
|
||||
#define INTEL_VAR_855GME 0x0
|
||||
#define INTEL_VAR_855GM 0x4
|
||||
#define INTEL_VAR_852GME 0x2
|
||||
#define INTEL_VAR_852GM 0x5
|
||||
|
||||
/* Information about DVO/LVDS Ports */
|
||||
#define DVOA_PORT 0x1
|
||||
#define DVOB_PORT 0x2
|
||||
#define DVOC_PORT 0x4
|
||||
#define LVDS_PORT 0x8
|
||||
|
||||
/*
|
||||
* The Bridge device's PCI config space has information about the
|
||||
* fb aperture size and the amount of pre-reserved memory.
|
||||
*/
|
||||
#define INTEL_GMCH_CTRL 0x52
|
||||
#define INTEL_GMCH_ENABLED 0x4
|
||||
#define INTEL_GMCH_MEM_MASK 0x1
|
||||
#define INTEL_GMCH_MEM_64M 0x1
|
||||
#define INTEL_GMCH_MEM_128M 0
|
||||
|
||||
#define INTEL_830_GMCH_GMS_MASK (0x7 << 4)
|
||||
#define INTEL_830_GMCH_GMS_DISABLED (0x0 << 4)
|
||||
#define INTEL_830_GMCH_GMS_LOCAL (0x1 << 4)
|
||||
#define INTEL_830_GMCH_GMS_STOLEN_512 (0x2 << 4)
|
||||
#define INTEL_830_GMCH_GMS_STOLEN_1024 (0x3 << 4)
|
||||
#define INTEL_830_GMCH_GMS_STOLEN_8192 (0x4 << 4)
|
||||
|
||||
#define INTEL_855_GMCH_GMS_MASK (0x7 << 4)
|
||||
#define INTEL_855_GMCH_GMS_DISABLED (0x0 << 4)
|
||||
#define INTEL_855_GMCH_GMS_STOLEN_1M (0x1 << 4)
|
||||
#define INTEL_855_GMCH_GMS_STOLEN_4M (0x2 << 4)
|
||||
#define INTEL_855_GMCH_GMS_STOLEN_8M (0x3 << 4)
|
||||
#define INTEL_855_GMCH_GMS_STOLEN_16M (0x4 << 4)
|
||||
#define INTEL_855_GMCH_GMS_STOLEN_32M (0x5 << 4)
|
||||
|
||||
#define INTEL_915G_GMCH_GMS_STOLEN_48M (0x6 << 4)
|
||||
#define INTEL_915G_GMCH_GMS_STOLEN_64M (0x7 << 4)
|
||||
|
||||
/* HW registers */
|
||||
|
||||
/* Fence registers */
|
||||
#define FENCE 0x2000
|
||||
#define FENCE_NUM 8
|
||||
|
||||
/* Primary ring buffer */
|
||||
#define PRI_RING_TAIL 0x2030
|
||||
#define RING_TAIL_MASK 0x001ffff8
|
||||
#define RING_INUSE 0x1
|
||||
|
||||
#define PRI_RING_HEAD 0x2034
|
||||
#define RING_HEAD_WRAP_MASK 0x7ff
|
||||
#define RING_HEAD_WRAP_SHIFT 21
|
||||
#define RING_HEAD_MASK 0x001ffffc
|
||||
|
||||
#define PRI_RING_START 0x2038
|
||||
#define RING_START_MASK 0xfffff000
|
||||
|
||||
#define PRI_RING_LENGTH 0x203c
|
||||
#define RING_LENGTH_MASK 0x001ff000
|
||||
#define RING_REPORT_MASK (0x3 << 1)
|
||||
#define RING_NO_REPORT (0x0 << 1)
|
||||
#define RING_REPORT_64K (0x1 << 1)
|
||||
#define RING_REPORT_4K (0x2 << 1)
|
||||
#define RING_REPORT_128K (0x3 << 1)
|
||||
#define RING_ENABLE 0x1
|
||||
|
||||
/*
|
||||
* Tail can't wrap to any closer than RING_MIN_FREE bytes of the head,
|
||||
* and the last RING_MIN_FREE bytes need to be padded with MI_NOOP
|
||||
*/
|
||||
#define RING_MIN_FREE 64
|
||||
|
||||
#define IPEHR 0x2088
|
||||
|
||||
#define INSTDONE 0x2090
|
||||
#define PRI_RING_EMPTY 1
|
||||
|
||||
#define HWSTAM 0x2098
|
||||
#define IER 0x20A0
|
||||
#define IIR 0x20A4
|
||||
#define IMR 0x20A8
|
||||
#define VSYNC_PIPE_A_INTERRUPT (1 << 7)
|
||||
#define PIPE_A_EVENT_INTERRUPT (1 << 6)
|
||||
#define VSYNC_PIPE_B_INTERRUPT (1 << 5)
|
||||
#define PIPE_B_EVENT_INTERRUPT (1 << 4)
|
||||
#define HOST_PORT_EVENT_INTERRUPT (1 << 3)
|
||||
#define CAPTURE_EVENT_INTERRUPT (1 << 2)
|
||||
#define USER_DEFINED_INTERRUPT (1 << 1)
|
||||
#define BREAKPOINT_INTERRUPT 1
|
||||
|
||||
#define INSTPM 0x20c0
|
||||
#define SYNC_FLUSH_ENABLE (1 << 5)
|
||||
|
||||
#define INSTPS 0x20c4
|
||||
|
||||
#define MEM_MODE 0x20cc
|
||||
|
||||
#define MASK_SHIFT 16
|
||||
|
||||
#define FW_BLC_0 0x20d8
|
||||
#define FW_DISPA_WM_SHIFT 0
|
||||
#define FW_DISPA_WM_MASK 0x3f
|
||||
#define FW_DISPA_BL_SHIFT 8
|
||||
#define FW_DISPA_BL_MASK 0xf
|
||||
#define FW_DISPB_WM_SHIFT 16
|
||||
#define FW_DISPB_WM_MASK 0x1f
|
||||
#define FW_DISPB_BL_SHIFT 24
|
||||
#define FW_DISPB_BL_MASK 0x7
|
||||
|
||||
#define FW_BLC_1 0x20dc
|
||||
#define FW_DISPC_WM_SHIFT 0
|
||||
#define FW_DISPC_WM_MASK 0x1f
|
||||
#define FW_DISPC_BL_SHIFT 8
|
||||
#define FW_DISPC_BL_MASK 0x7
|
||||
|
||||
#define GPIOA 0x5010
|
||||
#define GPIOB 0x5014
|
||||
#define GPIOC 0x5018 /* this may be external DDC on i830 */
|
||||
#define GPIOD 0x501C /* this is DVO DDC */
|
||||
#define GPIOE 0x5020 /* this is DVO i2C */
|
||||
#define GPIOF 0x5024
|
||||
|
||||
/* PLL registers */
|
||||
#define VGA0_DIVISOR 0x06000
|
||||
#define VGA1_DIVISOR 0x06004
|
||||
#define VGAPD 0x06010
|
||||
#define VGAPD_0_P1_SHIFT 0
|
||||
#define VGAPD_0_P1_FORCE_DIV2 (1 << 5)
|
||||
#define VGAPD_0_P2_SHIFT 7
|
||||
#define VGAPD_1_P1_SHIFT 8
|
||||
#define VGAPD_1_P1_FORCE_DIV2 (1 << 13)
|
||||
#define VGAPD_1_P2_SHIFT 15
|
||||
|
||||
#define DPLL_A 0x06014
|
||||
#define DPLL_B 0x06018
|
||||
#define DPLL_VCO_ENABLE (1 << 31)
|
||||
#define DPLL_2X_CLOCK_ENABLE (1 << 30)
|
||||
#define DPLL_SYNCLOCK_ENABLE (1 << 29)
|
||||
#define DPLL_VGA_MODE_DISABLE (1 << 28)
|
||||
#define DPLL_P2_MASK 1
|
||||
#define DPLL_P2_SHIFT 23
|
||||
#define DPLL_I9XX_P2_SHIFT 24
|
||||
#define DPLL_P1_FORCE_DIV2 (1 << 21)
|
||||
#define DPLL_P1_MASK 0x1f
|
||||
#define DPLL_P1_SHIFT 16
|
||||
#define DPLL_REFERENCE_SELECT_MASK (0x3 << 13)
|
||||
#define DPLL_REFERENCE_DEFAULT (0x0 << 13)
|
||||
#define DPLL_REFERENCE_TVCLK (0x2 << 13)
|
||||
#define DPLL_RATE_SELECT_MASK (1 << 8)
|
||||
#define DPLL_RATE_SELECT_FP0 (0 << 8)
|
||||
#define DPLL_RATE_SELECT_FP1 (1 << 8)
|
||||
|
||||
#define FPA0 0x06040
|
||||
#define FPA1 0x06044
|
||||
#define FPB0 0x06048
|
||||
#define FPB1 0x0604c
|
||||
#define FP_DIVISOR_MASK 0x3f
|
||||
#define FP_N_DIVISOR_SHIFT 16
|
||||
#define FP_M1_DIVISOR_SHIFT 8
|
||||
#define FP_M2_DIVISOR_SHIFT 0
|
||||
|
||||
/* PLL parameters (these are for 852GM/855GM/865G, check earlier chips). */
|
||||
/* Clock values are in units of kHz */
|
||||
#define PLL_REFCLK 48000
|
||||
#define MIN_CLOCK 25000
|
||||
#define MAX_CLOCK 350000
|
||||
|
||||
/* Two pipes */
|
||||
#define PIPE_A 0
|
||||
#define PIPE_B 1
|
||||
#define PIPE_MASK 1
|
||||
|
||||
/* palette registers */
|
||||
#define PALETTE_A 0x0a000
|
||||
#define PALETTE_B 0x0a800
|
||||
#ifndef PALETTE_8_ENTRIES
|
||||
#define PALETTE_8_ENTRIES 256
|
||||
#endif
|
||||
#define PALETTE_8_SIZE (PALETTE_8_ENTRIES * 4)
|
||||
#define PALETTE_10_ENTRIES 128
|
||||
#define PALETTE_10_SIZE (PALETTE_10_ENTRIES * 8)
|
||||
#define PALETTE_8_MASK 0xff
|
||||
#define PALETTE_8_RED_SHIFT 16
|
||||
#define PALETTE_8_GREEN_SHIFT 8
|
||||
#define PALETTE_8_BLUE_SHIFT 0
|
||||
|
||||
/* CRTC registers */
|
||||
#define HTOTAL_A 0x60000
|
||||
#define HBLANK_A 0x60004
|
||||
#define HSYNC_A 0x60008
|
||||
#define VTOTAL_A 0x6000c
|
||||
#define VBLANK_A 0x60010
|
||||
#define VSYNC_A 0x60014
|
||||
#define SRC_SIZE_A 0x6001c
|
||||
#define BCLRPAT_A 0x60020
|
||||
|
||||
#define HTOTAL_B 0x61000
|
||||
#define HBLANK_B 0x61004
|
||||
#define HSYNC_B 0x61008
|
||||
#define VTOTAL_B 0x6100c
|
||||
#define VBLANK_B 0x61010
|
||||
#define VSYNC_B 0x61014
|
||||
#define SRC_SIZE_B 0x6101c
|
||||
#define BCLRPAT_B 0x61020
|
||||
|
||||
#define HTOTAL_MASK 0xfff
|
||||
#define HTOTAL_SHIFT 16
|
||||
#define HACTIVE_MASK 0x7ff
|
||||
#define HACTIVE_SHIFT 0
|
||||
#define HBLANKEND_MASK 0xfff
|
||||
#define HBLANKEND_SHIFT 16
|
||||
#define HBLANKSTART_MASK 0xfff
|
||||
#define HBLANKSTART_SHIFT 0
|
||||
#define HSYNCEND_MASK 0xfff
|
||||
#define HSYNCEND_SHIFT 16
|
||||
#define HSYNCSTART_MASK 0xfff
|
||||
#define HSYNCSTART_SHIFT 0
|
||||
#define VTOTAL_MASK 0xfff
|
||||
#define VTOTAL_SHIFT 16
|
||||
#define VACTIVE_MASK 0x7ff
|
||||
#define VACTIVE_SHIFT 0
|
||||
#define VBLANKEND_MASK 0xfff
|
||||
#define VBLANKEND_SHIFT 16
|
||||
#define VBLANKSTART_MASK 0xfff
|
||||
#define VBLANKSTART_SHIFT 0
|
||||
#define VSYNCEND_MASK 0xfff
|
||||
#define VSYNCEND_SHIFT 16
|
||||
#define VSYNCSTART_MASK 0xfff
|
||||
#define VSYNCSTART_SHIFT 0
|
||||
#define SRC_SIZE_HORIZ_MASK 0x7ff
|
||||
#define SRC_SIZE_HORIZ_SHIFT 16
|
||||
#define SRC_SIZE_VERT_MASK 0x7ff
|
||||
#define SRC_SIZE_VERT_SHIFT 0
|
||||
|
||||
#define ADPA 0x61100
|
||||
#define ADPA_DAC_ENABLE (1 << 31)
|
||||
#define ADPA_DAC_DISABLE 0
|
||||
#define ADPA_PIPE_SELECT_SHIFT 30
|
||||
#define ADPA_USE_VGA_HVPOLARITY (1 << 15)
|
||||
#define ADPA_SETS_HVPOLARITY 0
|
||||
#define ADPA_DPMS_CONTROL_MASK (0x3 << 10)
|
||||
#define ADPA_DPMS_D0 (0x0 << 10)
|
||||
#define ADPA_DPMS_D2 (0x1 << 10)
|
||||
#define ADPA_DPMS_D1 (0x2 << 10)
|
||||
#define ADPA_DPMS_D3 (0x3 << 10)
|
||||
#define ADPA_VSYNC_ACTIVE_SHIFT 4
|
||||
#define ADPA_HSYNC_ACTIVE_SHIFT 3
|
||||
#define ADPA_SYNC_ACTIVE_MASK 1
|
||||
#define ADPA_SYNC_ACTIVE_HIGH 1
|
||||
#define ADPA_SYNC_ACTIVE_LOW 0
|
||||
|
||||
#define DVOA 0x61120
|
||||
#define DVOB 0x61140
|
||||
#define DVOC 0x61160
|
||||
#define LVDS 0x61180
|
||||
#define PORT_ENABLE (1 << 31)
|
||||
#define PORT_PIPE_SELECT_SHIFT 30
|
||||
#define PORT_TV_FLAGS_MASK 0xFF
|
||||
#define PORT_TV_FLAGS 0xC4 /* ripped from my BIOS
|
||||
to understand and correct */
|
||||
|
||||
#define DVOA_SRCDIM 0x61124
|
||||
#define DVOB_SRCDIM 0x61144
|
||||
#define DVOC_SRCDIM 0x61164
|
||||
|
||||
#define PIPEA_DSL 0x70000
|
||||
#define PIPEB_DSL 0x71000
|
||||
#define PIPEACONF 0x70008
|
||||
#define PIPEBCONF 0x71008
|
||||
#define PIPEASTAT 0x70024 /* bits 0-15 are "write 1 to clear" */
|
||||
#define PIPEBSTAT 0x71024
|
||||
|
||||
#define PIPECONF_ENABLE (1 << 31)
|
||||
#define PIPECONF_DISABLE 0
|
||||
#define PIPECONF_DOUBLE_WIDE (1 << 30)
|
||||
#define PIPECONF_SINGLE_WIDE 0
|
||||
#define PIPECONF_LOCKED (1 << 25)
|
||||
#define PIPECONF_UNLOCKED 0
|
||||
#define PIPECONF_GAMMA (1 << 24)
|
||||
#define PIPECONF_PALETTE 0
|
||||
#define PIPECONF_PROGRESSIVE (0 << 21)
|
||||
#define PIPECONF_INTERLACE_W_FIELD_INDICATION (6 << 21)
|
||||
#define PIPECONF_INTERLACE_FIELD_0_ONLY (7 << 21)
|
||||
#define PIPECONF_INTERLACE_MASK (7 << 21)
|
||||
|
||||
/* enable bits, write 1 to enable */
|
||||
#define PIPESTAT_FIFO_UNDERRUN (1 << 31)
|
||||
#define PIPESTAT_CRC_ERROR_EN (1 << 29)
|
||||
#define PIPESTAT_CRC_DONE_EN (1 << 28)
|
||||
#define PIPESTAT_HOTPLUG_EN (1 << 26)
|
||||
#define PIPESTAT_VERTICAL_SYNC_EN (1 << 25)
|
||||
#define PIPESTAT_DISPLINE_COMP_EN (1 << 24)
|
||||
#define PIPESTAT_FLD_EVT_ODD_EN (1 << 21)
|
||||
#define PIPESTAT_FLD_EVT_EVEN_EN (1 << 20)
|
||||
#define PIPESTAT_TV_HOTPLUG_EN (1 << 18)
|
||||
#define PIPESTAT_VBLANK_EN (1 << 17)
|
||||
#define PIPESTAT_OVL_UPDATE_EN (1 << 16)
|
||||
/* status bits, write 1 to clear */
|
||||
#define PIPESTAT_HOTPLUG_STATE (1 << 15)
|
||||
#define PIPESTAT_CRC_ERROR (1 << 13)
|
||||
#define PIPESTAT_CRC_DONE (1 << 12)
|
||||
#define PIPESTAT_HOTPLUG (1 << 10)
|
||||
#define PIPESTAT_VSYNC (1 << 9)
|
||||
#define PIPESTAT_DISPLINE_COMP (1 << 8)
|
||||
#define PIPESTAT_FLD_EVT_ODD (1 << 5)
|
||||
#define PIPESTAT_FLD_EVT_EVEN (1 << 4)
|
||||
#define PIPESTAT_TV_HOTPLUG (1 << 2)
|
||||
#define PIPESTAT_VBLANK (1 << 1)
|
||||
#define PIPESTAT_OVL_UPDATE (1 << 0)
|
||||
|
||||
#define DISPARB 0x70030
|
||||
#define DISPARB_AEND_MASK 0x1ff
|
||||
#define DISPARB_AEND_SHIFT 0
|
||||
#define DISPARB_BEND_MASK 0x3ff
|
||||
#define DISPARB_BEND_SHIFT 9
|
||||
|
||||
/* Desktop HW cursor */
|
||||
#define CURSOR_CONTROL 0x70080
|
||||
#define CURSOR_ENABLE (1 << 31)
|
||||
#define CURSOR_GAMMA_ENABLE (1 << 30)
|
||||
#define CURSOR_STRIDE_MASK (0x3 << 28)
|
||||
#define CURSOR_STRIDE_256 (0x0 << 28)
|
||||
#define CURSOR_STRIDE_512 (0x1 << 28)
|
||||
#define CURSOR_STRIDE_1K (0x2 << 28)
|
||||
#define CURSOR_STRIDE_2K (0x3 << 28)
|
||||
#define CURSOR_FORMAT_MASK (0x7 << 24)
|
||||
#define CURSOR_FORMAT_2C (0x0 << 24)
|
||||
#define CURSOR_FORMAT_3C (0x1 << 24)
|
||||
#define CURSOR_FORMAT_4C (0x2 << 24)
|
||||
#define CURSOR_FORMAT_ARGB (0x4 << 24)
|
||||
#define CURSOR_FORMAT_XRGB (0x5 << 24)
|
||||
|
||||
/* Mobile HW cursor (and i810) */
|
||||
#define CURSOR_A_CONTROL CURSOR_CONTROL
|
||||
#define CURSOR_B_CONTROL 0x700c0
|
||||
#define CURSOR_MODE_MASK 0x27
|
||||
#define CURSOR_MODE_DISABLE 0
|
||||
#define CURSOR_MODE_64_3C 0x04
|
||||
#define CURSOR_MODE_64_4C_AX 0x05
|
||||
#define CURSOR_MODE_64_4C 0x06
|
||||
#define CURSOR_MODE_64_32B_AX 0x07
|
||||
#define CURSOR_MODE_64_ARGB_AX 0x27
|
||||
#define CURSOR_PIPE_SELECT_SHIFT 28
|
||||
#define CURSOR_MOBILE_GAMMA_ENABLE (1 << 26)
|
||||
#define CURSOR_MEM_TYPE_LOCAL (1 << 25)
|
||||
|
||||
/* All platforms (desktop has no pipe B) */
|
||||
#define CURSOR_A_BASEADDR 0x70084
|
||||
#define CURSOR_B_BASEADDR 0x700c4
|
||||
#define CURSOR_BASE_MASK 0xffffff00
|
||||
|
||||
#define CURSOR_A_POSITION 0x70088
|
||||
#define CURSOR_B_POSITION 0x700c8
|
||||
#define CURSOR_POS_SIGN (1 << 15)
|
||||
#define CURSOR_POS_MASK 0x7ff
|
||||
#define CURSOR_X_SHIFT 0
|
||||
#define CURSOR_Y_SHIFT 16
|
||||
|
||||
#define CURSOR_A_PALETTE0 0x70090
|
||||
#define CURSOR_A_PALETTE1 0x70094
|
||||
#define CURSOR_A_PALETTE2 0x70098
|
||||
#define CURSOR_A_PALETTE3 0x7009c
|
||||
#define CURSOR_B_PALETTE0 0x700d0
|
||||
#define CURSOR_B_PALETTE1 0x700d4
|
||||
#define CURSOR_B_PALETTE2 0x700d8
|
||||
#define CURSOR_B_PALETTE3 0x700dc
|
||||
#define CURSOR_COLOR_MASK 0xff
|
||||
#define CURSOR_RED_SHIFT 16
|
||||
#define CURSOR_GREEN_SHIFT 8
|
||||
#define CURSOR_BLUE_SHIFT 0
|
||||
#define CURSOR_PALETTE_MASK 0xffffff
|
||||
|
||||
/* Desktop only */
|
||||
#define CURSOR_SIZE 0x700a0
|
||||
#define CURSOR_SIZE_MASK 0x3ff
|
||||
#define CURSOR_SIZE_H_SHIFT 0
|
||||
#define CURSOR_SIZE_V_SHIFT 12
|
||||
|
||||
#define DSPACNTR 0x70180
|
||||
#define DSPBCNTR 0x71180
|
||||
#define DISPPLANE_PLANE_ENABLE (1 << 31)
|
||||
#define DISPPLANE_PLANE_DISABLE 0
|
||||
#define DISPPLANE_GAMMA_ENABLE (1<<30)
|
||||
#define DISPPLANE_GAMMA_DISABLE 0
|
||||
#define DISPPLANE_PIXFORMAT_MASK (0xf<<26)
|
||||
#define DISPPLANE_8BPP (0x2<<26)
|
||||
#define DISPPLANE_15_16BPP (0x4<<26)
|
||||
#define DISPPLANE_16BPP (0x5<<26)
|
||||
#define DISPPLANE_32BPP_NO_ALPHA (0x6<<26)
|
||||
#define DISPPLANE_32BPP (0x7<<26)
|
||||
#define DISPPLANE_STEREO_ENABLE (1<<25)
|
||||
#define DISPPLANE_STEREO_DISABLE 0
|
||||
#define DISPPLANE_SEL_PIPE_SHIFT 24
|
||||
#define DISPPLANE_SRC_KEY_ENABLE (1<<22)
|
||||
#define DISPPLANE_SRC_KEY_DISABLE 0
|
||||
#define DISPPLANE_LINE_DOUBLE (1<<20)
|
||||
#define DISPPLANE_NO_LINE_DOUBLE 0
|
||||
#define DISPPLANE_STEREO_POLARITY_FIRST 0
|
||||
#define DISPPLANE_STEREO_POLARITY_SECOND (1<<18)
|
||||
/* plane B only */
|
||||
#define DISPPLANE_ALPHA_TRANS_ENABLE (1<<15)
|
||||
#define DISPPLANE_ALPHA_TRANS_DISABLE 0
|
||||
#define DISPPLANE_SPRITE_ABOVE_DISPLAYA 0
|
||||
#define DISPPLANE_SPRITE_ABOVE_OVERLAY 1
|
||||
|
||||
#define DSPABASE 0x70184
|
||||
#define DSPASTRIDE 0x70188
|
||||
|
||||
#define DSPBBASE 0x71184
|
||||
#define DSPBSTRIDE 0x71188
|
||||
|
||||
#define VGACNTRL 0x71400
|
||||
#define VGA_DISABLE (1 << 31)
|
||||
#define VGA_ENABLE 0
|
||||
#define VGA_PIPE_SELECT_SHIFT 29
|
||||
#define VGA_PALETTE_READ_SELECT 23
|
||||
#define VGA_PALETTE_A_WRITE_DISABLE (1 << 22)
|
||||
#define VGA_PALETTE_B_WRITE_DISABLE (1 << 21)
|
||||
#define VGA_LEGACY_PALETTE (1 << 20)
|
||||
#define VGA_6BIT_DAC 0
|
||||
#define VGA_8BIT_DAC (1 << 20)
|
||||
|
||||
#define ADD_ID 0x71408
|
||||
#define ADD_ID_MASK 0xff
|
||||
|
||||
/* BIOS scratch area registers (830M and 845G). */
|
||||
#define SWF0 0x71410
|
||||
#define SWF1 0x71414
|
||||
#define SWF2 0x71418
|
||||
#define SWF3 0x7141c
|
||||
#define SWF4 0x71420
|
||||
#define SWF5 0x71424
|
||||
#define SWF6 0x71428
|
||||
|
||||
/* BIOS scratch area registers (852GM, 855GM, 865G). */
|
||||
#define SWF00 0x70410
|
||||
#define SWF01 0x70414
|
||||
#define SWF02 0x70418
|
||||
#define SWF03 0x7041c
|
||||
#define SWF04 0x70420
|
||||
#define SWF05 0x70424
|
||||
#define SWF06 0x70428
|
||||
|
||||
#define SWF10 SWF0
|
||||
#define SWF11 SWF1
|
||||
#define SWF12 SWF2
|
||||
#define SWF13 SWF3
|
||||
#define SWF14 SWF4
|
||||
#define SWF15 SWF5
|
||||
#define SWF16 SWF6
|
||||
|
||||
#define SWF30 0x72414
|
||||
#define SWF31 0x72418
|
||||
#define SWF32 0x7241c
|
||||
|
||||
/* Memory Commands */
|
||||
#define MI_NOOP (0x00 << 23)
|
||||
#define MI_NOOP_WRITE_ID (1 << 22)
|
||||
#define MI_NOOP_ID_MASK ((1 << 22) - 1)
|
||||
|
||||
#define MI_FLUSH (0x04 << 23)
|
||||
#define MI_WRITE_DIRTY_STATE (1 << 4)
|
||||
#define MI_END_SCENE (1 << 3)
|
||||
#define MI_INHIBIT_RENDER_CACHE_FLUSH (1 << 2)
|
||||
#define MI_INVALIDATE_MAP_CACHE (1 << 0)
|
||||
|
||||
#define MI_STORE_DWORD_IMM ((0x20 << 23) | 1)
|
||||
|
||||
/* 2D Commands */
|
||||
#define COLOR_BLT_CMD ((2 << 29) | (0x40 << 22) | 3)
|
||||
#define XY_COLOR_BLT_CMD ((2 << 29) | (0x50 << 22) | 4)
|
||||
#define XY_SETUP_CLIP_BLT_CMD ((2 << 29) | (0x03 << 22) | 1)
|
||||
#define XY_SRC_COPY_BLT_CMD ((2 << 29) | (0x53 << 22) | 6)
|
||||
#define SRC_COPY_BLT_CMD ((2 << 29) | (0x43 << 22) | 4)
|
||||
#define XY_MONO_PAT_BLT_CMD ((2 << 29) | (0x52 << 22) | 7)
|
||||
#define XY_MONO_SRC_BLT_CMD ((2 << 29) | (0x54 << 22) | 6)
|
||||
#define XY_MONO_SRC_IMM_BLT_CMD ((2 << 29) | (0x71 << 22) | 5)
|
||||
#define TXT_IMM_BLT_CMD ((2 << 29) | (0x30 << 22) | 2)
|
||||
#define SETUP_BLT_CMD ((2 << 29) | (0x00 << 22) | 6)
|
||||
|
||||
#define DW_LENGTH_MASK 0xff
|
||||
|
||||
#define WRITE_ALPHA (1 << 21)
|
||||
#define WRITE_RGB (1 << 20)
|
||||
#define VERT_SEED (3 << 8)
|
||||
#define HORIZ_SEED (3 << 12)
|
||||
|
||||
#define COLOR_DEPTH_8 (0 << 24)
|
||||
#define COLOR_DEPTH_16 (1 << 24)
|
||||
#define COLOR_DEPTH_32 (3 << 24)
|
||||
|
||||
#define SRC_ROP_GXCOPY 0xcc
|
||||
#define SRC_ROP_GXXOR 0x66
|
||||
|
||||
#define PAT_ROP_GXCOPY 0xf0
|
||||
#define PAT_ROP_GXXOR 0x5a
|
||||
|
||||
#define PITCH_SHIFT 0
|
||||
#define ROP_SHIFT 16
|
||||
#define WIDTH_SHIFT 0
|
||||
#define HEIGHT_SHIFT 16
|
||||
|
||||
/* in bytes */
|
||||
#define MAX_MONO_IMM_SIZE 128
|
||||
|
||||
|
||||
/*** Macros ***/
|
||||
|
||||
/* I/O macros */
|
||||
#define INREG8(addr) readb((u8 __iomem *)(dinfo->mmio_base + (addr)))
|
||||
#define INREG16(addr) readw((u16 __iomem *)(dinfo->mmio_base + (addr)))
|
||||
#define INREG(addr) readl((u32 __iomem *)(dinfo->mmio_base + (addr)))
|
||||
#define OUTREG8(addr, val) writeb((val),(u8 __iomem *)(dinfo->mmio_base + \
|
||||
(addr)))
|
||||
#define OUTREG16(addr, val) writew((val),(u16 __iomem *)(dinfo->mmio_base + \
|
||||
(addr)))
|
||||
#define OUTREG(addr, val) writel((val),(u32 __iomem *)(dinfo->mmio_base + \
|
||||
(addr)))
|
||||
|
||||
/* Ring buffer macros */
|
||||
#define OUT_RING(n) do { \
|
||||
writel((n), (u32 __iomem *)(dinfo->ring.virtual + dinfo->ring_tail));\
|
||||
dinfo->ring_tail += 4; \
|
||||
dinfo->ring_tail &= dinfo->ring_tail_mask; \
|
||||
} while (0)
|
||||
|
||||
#define START_RING(n) do { \
|
||||
if (dinfo->ring_space < (n) * 4) \
|
||||
wait_ring(dinfo,(n) * 4); \
|
||||
dinfo->ring_space -= (n) * 4; \
|
||||
} while (0)
|
||||
|
||||
#define ADVANCE_RING() do { \
|
||||
OUTREG(PRI_RING_TAIL, dinfo->ring_tail); \
|
||||
} while (0)
|
||||
|
||||
#define DO_RING_IDLE() do { \
|
||||
u32 head, tail; \
|
||||
do { \
|
||||
head = INREG(PRI_RING_HEAD) & RING_HEAD_MASK; \
|
||||
tail = INREG(PRI_RING_TAIL) & RING_TAIL_MASK; \
|
||||
udelay(10); \
|
||||
} while (head != tail); \
|
||||
} while (0)
|
||||
|
||||
|
||||
/* function protoypes */
|
||||
extern int intelfbhw_get_chipset(struct pci_dev *pdev, struct intelfb_info *dinfo);
|
||||
extern int intelfbhw_get_memory(struct pci_dev *pdev, int *aperture_size,
|
||||
int *stolen_size);
|
||||
extern int intelfbhw_check_non_crt(struct intelfb_info *dinfo);
|
||||
extern const char *intelfbhw_dvo_to_string(int dvo);
|
||||
extern int intelfbhw_validate_mode(struct intelfb_info *dinfo,
|
||||
struct fb_var_screeninfo *var);
|
||||
extern int intelfbhw_pan_display(struct fb_var_screeninfo *var,
|
||||
struct fb_info *info);
|
||||
extern void intelfbhw_do_blank(int blank, struct fb_info *info);
|
||||
extern void intelfbhw_setcolreg(struct intelfb_info *dinfo, unsigned regno,
|
||||
unsigned red, unsigned green, unsigned blue,
|
||||
unsigned transp);
|
||||
extern int intelfbhw_read_hw_state(struct intelfb_info *dinfo,
|
||||
struct intelfb_hwstate *hw, int flag);
|
||||
extern void intelfbhw_print_hw_state(struct intelfb_info *dinfo,
|
||||
struct intelfb_hwstate *hw);
|
||||
extern int intelfbhw_mode_to_hw(struct intelfb_info *dinfo,
|
||||
struct intelfb_hwstate *hw,
|
||||
struct fb_var_screeninfo *var);
|
||||
extern int intelfbhw_program_mode(struct intelfb_info *dinfo,
|
||||
const struct intelfb_hwstate *hw, int blank);
|
||||
extern void intelfbhw_do_sync(struct intelfb_info *dinfo);
|
||||
extern void intelfbhw_2d_stop(struct intelfb_info *dinfo);
|
||||
extern void intelfbhw_2d_start(struct intelfb_info *dinfo);
|
||||
extern void intelfbhw_do_fillrect(struct intelfb_info *dinfo, u32 x, u32 y,
|
||||
u32 w, u32 h, u32 color, u32 pitch, u32 bpp,
|
||||
u32 rop);
|
||||
extern void intelfbhw_do_bitblt(struct intelfb_info *dinfo, u32 curx, u32 cury,
|
||||
u32 dstx, u32 dsty, u32 w, u32 h, u32 pitch,
|
||||
u32 bpp);
|
||||
extern int intelfbhw_do_drawglyph(struct intelfb_info *dinfo, u32 fg, u32 bg,
|
||||
u32 w, u32 h, const u8* cdat, u32 x, u32 y,
|
||||
u32 pitch, u32 bpp);
|
||||
extern void intelfbhw_cursor_init(struct intelfb_info *dinfo);
|
||||
extern void intelfbhw_cursor_hide(struct intelfb_info *dinfo);
|
||||
extern void intelfbhw_cursor_show(struct intelfb_info *dinfo);
|
||||
extern void intelfbhw_cursor_setpos(struct intelfb_info *dinfo, int x, int y);
|
||||
extern void intelfbhw_cursor_setcolor(struct intelfb_info *dinfo, u32 bg,
|
||||
u32 fg);
|
||||
extern void intelfbhw_cursor_load(struct intelfb_info *dinfo, int width,
|
||||
int height, u8 *data);
|
||||
extern void intelfbhw_cursor_reset(struct intelfb_info *dinfo);
|
||||
extern int intelfbhw_enable_irq(struct intelfb_info *dinfo);
|
||||
extern void intelfbhw_disable_irq(struct intelfb_info *dinfo);
|
||||
extern int intelfbhw_wait_for_vsync(struct intelfb_info *dinfo, u32 pipe);
|
||||
extern int intelfbhw_active_pipe(const struct intelfb_hwstate *hw);
|
||||
|
||||
#endif /* _INTELFBHW_H */
|
||||
Loading…
Reference in New Issue
Block a user