dt-bindings: interrupt-controller: Convert UniPhier AIDET to json-schema
Convert the UniPhier AIDET (ARM Interrupt Detector) binding to DT schema format. Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com> Signed-off-by: Rob Herring <robh@kernel.org>
This commit is contained in:
parent
7f44205eb2
commit
6bb984a3ce
@ -1,32 +0,0 @@
|
||||
UniPhier AIDET
|
||||
|
||||
UniPhier AIDET (ARM Interrupt Detector) is an add-on block for ARM GIC (Generic
|
||||
Interrupt Controller). GIC itself can handle only high level and rising edge
|
||||
interrupts. The AIDET provides logic inverter to support low level and falling
|
||||
edge interrupts.
|
||||
|
||||
Required properties:
|
||||
- compatible: Should be one of the following:
|
||||
"socionext,uniphier-ld4-aidet" - for LD4 SoC
|
||||
"socionext,uniphier-pro4-aidet" - for Pro4 SoC
|
||||
"socionext,uniphier-sld8-aidet" - for sLD8 SoC
|
||||
"socionext,uniphier-pro5-aidet" - for Pro5 SoC
|
||||
"socionext,uniphier-pxs2-aidet" - for PXs2/LD6b SoC
|
||||
"socionext,uniphier-ld11-aidet" - for LD11 SoC
|
||||
"socionext,uniphier-ld20-aidet" - for LD20 SoC
|
||||
"socionext,uniphier-pxs3-aidet" - for PXs3 SoC
|
||||
- reg: Specifies offset and length of the register set for the device.
|
||||
- interrupt-controller: Identifies the node as an interrupt controller
|
||||
- #interrupt-cells : Specifies the number of cells needed to encode an interrupt
|
||||
source. The value should be 2. The first cell defines the interrupt number
|
||||
(corresponds to the SPI interrupt number of GIC). The second cell specifies
|
||||
the trigger type as defined in interrupts.txt in this directory.
|
||||
|
||||
Example:
|
||||
|
||||
aidet: aidet@5fc20000 {
|
||||
compatible = "socionext,uniphier-pro4-aidet";
|
||||
reg = <0x5fc20000 0x200>;
|
||||
interrupt-controller;
|
||||
#interrupt-cells = <2>;
|
||||
};
|
@ -0,0 +1,61 @@
|
||||
# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
|
||||
%YAML 1.2
|
||||
---
|
||||
$id: http://devicetree.org/schemas/interrupt-controller/socionext,uniphier-aidet.yaml#
|
||||
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
||||
|
||||
title: UniPhier AIDET
|
||||
|
||||
description: |
|
||||
UniPhier AIDET (ARM Interrupt Detector) is an add-on block for ARM GIC
|
||||
(Generic Interrupt Controller). GIC itself can handle only high level and
|
||||
rising edge interrupts. The AIDET provides logic inverter to support low
|
||||
level and falling edge interrupts.
|
||||
|
||||
maintainers:
|
||||
- Masahiro Yamada <yamada.masahiro@socionext.com>
|
||||
|
||||
allOf:
|
||||
- $ref: /schemas/interrupt-controller.yaml#
|
||||
|
||||
properties:
|
||||
compatible:
|
||||
enum:
|
||||
- socionext,uniphier-ld4-aidet
|
||||
- socionext,uniphier-pro4-aidet
|
||||
- socionext,uniphier-sld8-aidet
|
||||
- socionext,uniphier-pro5-aidet
|
||||
- socionext,uniphier-pxs2-aidet
|
||||
- socionext,uniphier-ld6b-aidet
|
||||
- socionext,uniphier-ld11-aidet
|
||||
- socionext,uniphier-ld20-aidet
|
||||
- socionext,uniphier-pxs3-aidet
|
||||
|
||||
reg:
|
||||
maxItems: 1
|
||||
|
||||
interrupt-controller: true
|
||||
|
||||
'#interrupt-cells':
|
||||
description: |
|
||||
The first cell defines the interrupt number (corresponds to the SPI
|
||||
interrupt number of GIC). The second cell specifies the trigger type as
|
||||
defined in interrupts.txt in this directory.
|
||||
const: 2
|
||||
|
||||
required:
|
||||
- compatible
|
||||
- reg
|
||||
- interrupt-controller
|
||||
- '#interrupt-cells'
|
||||
|
||||
additionalProperties: false
|
||||
|
||||
examples:
|
||||
- |
|
||||
interrupt-controller@5fc20000 {
|
||||
compatible = "socionext,uniphier-pro4-aidet";
|
||||
reg = <0x5fc20000 0x200>;
|
||||
interrupt-controller;
|
||||
#interrupt-cells = <2>;
|
||||
};
|
Loading…
Reference in New Issue
Block a user