MIPS: Add support for the proAptiv cores
The proAptiv Multiprocessing System is a power efficient multi-core microprocessor for use in system-on-chip (SoC) applications. The proAptiv Multiprocessing System combines a deep pipeline with multi-issue out of order execution for improved computational throughput. The proAptiv Multiprocessing System can contain one to six MIPS32r3 proAptiv cores, system level coherence manager with L2 cache, optional coherent I/O port, and optional floating point unit. Signed-off-by: Leonid Yegoshin <Leonid.Yegoshin@imgtec.com> Signed-off-by: Markos Chandras <markos.chandras@imgtec.com> Signed-off-by: John Crispin <blogic@openwrt.org> Patchwork: http://patchwork.linux-mips.org/patch/6134/
This commit is contained in:
committed by
Ralf Baechle
parent
76f59e329c
commit
708ac4b870
@ -510,6 +510,7 @@ static void build_tlb_write_entry(u32 **p, struct uasm_label **l,
|
||||
switch (current_cpu_type()) {
|
||||
case CPU_M14KC:
|
||||
case CPU_74K:
|
||||
case CPU_PROAPTIV:
|
||||
break;
|
||||
|
||||
default:
|
||||
|
Reference in New Issue
Block a user