arm64: dts: colibri-imx8x: Add separate pinctrl group for cs2
Add a separate pinctrl group for chip-select 2 for Colibri SPI. That way one is able to use it separately. Signed-off-by: Philippe Schenker <philippe.schenker@toradex.com> Signed-off-by: Shawn Guo <shawnguo@kernel.org>
This commit is contained in:
parent
bd74f83de7
commit
7171ec2953
@ -120,7 +120,7 @@
|
||||
&iomuxc {
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&pinctrl_ext_io0>, <&pinctrl_hog0>, <&pinctrl_hog1>,
|
||||
<&pinctrl_hog2>;
|
||||
<&pinctrl_hog2>, <&pinctrl_lpspi2_cs2>;
|
||||
|
||||
/* On-module touch pen-down interrupt */
|
||||
pinctrl_ad7879_int: ad7879intgrp {
|
||||
@ -223,8 +223,7 @@
|
||||
};
|
||||
|
||||
pinctrl_hog0: hog0grp {
|
||||
fsl,pins = <IMX8QXP_ENET0_RGMII_TXD3_LSIO_GPIO5_IO02 0x06000020>, /* SODIMM 65 */
|
||||
<IMX8QXP_CSI_D07_CI_PI_D09 0x61>, /* SODIMM 65 */
|
||||
fsl,pins = <IMX8QXP_CSI_D07_CI_PI_D09 0x61>, /* SODIMM 65 */
|
||||
<IMX8QXP_QSPI0A_DATA2_LSIO_GPIO3_IO11 0x20>, /* SODIMM 69 */
|
||||
<IMX8QXP_SAI0_TXC_LSIO_GPIO0_IO26 0x20>, /* SODIMM 79 */
|
||||
<IMX8QXP_CSI_D02_CI_PI_D04 0x61>, /* SODIMM 79 */
|
||||
@ -327,6 +326,10 @@
|
||||
<IMX8QXP_SPI2_SCK_ADMA_SPI2_SCK 0x06000040>; /* SODIMM 88 */
|
||||
};
|
||||
|
||||
pinctrl_lpspi2_cs2: lpspi2cs2grp {
|
||||
fsl,pins = <IMX8QXP_ENET0_RGMII_TXD3_LSIO_GPIO5_IO02 0x21>; /* SODIMM 65 */
|
||||
};
|
||||
|
||||
/* Colibri UART_B */
|
||||
pinctrl_lpuart0: lpuart0grp {
|
||||
fsl,pins = <IMX8QXP_UART0_RX_ADMA_UART0_RX 0x06000020>, /* SODIMM 36 */
|
||||
|
Loading…
x
Reference in New Issue
Block a user