drm/amd/display: Add DCN32/321 version identifiers
Add DCN3.2 asic identifiers. Signed-off-by: Aurabindo Pillai <aurabindo.pillai@amd.com> Acked-by: Alex Deucher <alexander.deucher@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
parent
b801d8ad1b
commit
79b470e5ee
@ -100,6 +100,8 @@ enum dmub_asic {
|
||||
DMUB_ASIC_DCN31B,
|
||||
DMUB_ASIC_DCN315,
|
||||
DMUB_ASIC_DCN316,
|
||||
DMUB_ASIC_DCN32,
|
||||
DMUB_ASIC_DCN321,
|
||||
DMUB_ASIC_MAX,
|
||||
};
|
||||
|
||||
|
@ -247,6 +247,14 @@ enum {
|
||||
|
||||
#define ASICREV_IS_GC_10_3_7(eChipRev) ((eChipRev >= GC_10_3_7_A0) && (eChipRev < GC_10_3_7_UNKNOWN))
|
||||
|
||||
#define AMDGPU_FAMILY_GC_11_0_0 145
|
||||
#define GC_11_0_0_A0 0x1
|
||||
#define GC_11_0_2_A0 0x10
|
||||
#define GC_11_UNKNOWN 0xFF
|
||||
|
||||
#define ASICREV_IS_GC_11_0_0(eChipRev) (eChipRev < GC_11_0_2_A0)
|
||||
#define ASICREV_IS_GC_11_0_2(eChipRev) (eChipRev >= GC_11_0_2_A0 && eChipRev < GC_11_UNKNOWN)
|
||||
|
||||
/*
|
||||
* ASIC chip ID
|
||||
*/
|
||||
|
@ -59,6 +59,8 @@ enum dce_version {
|
||||
DCN_VERSION_3_1,
|
||||
DCN_VERSION_3_15,
|
||||
DCN_VERSION_3_16,
|
||||
DCN_VERSION_3_2,
|
||||
DCN_VERSION_3_21,
|
||||
DCN_VERSION_MAX
|
||||
};
|
||||
|
||||
|
Loading…
x
Reference in New Issue
Block a user