drm/msm/a5xx: fix highest bank bit for a530
[ Upstream commit141f66ebbf
] A530 has highest bank bit equal to 15 (like A540). Fix values written to REG_A5XX_RB_MODE_CNTL and REG_A5XX_TPL1_MODE_CNTL registers. Fixes:1d832ab30c
("drm/msm/a5xx: Add support for Adreno 508, 509, 512 GPUs") Signed-off-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org> Patchwork: https://patchwork.freedesktop.org/patch/522639/ Link: https://lore.kernel.org/r/20230214020956.164473-3-dmitry.baryshkov@linaro.org Signed-off-by: Rob Clark <robdclark@chromium.org> Signed-off-by: Sasha Levin <sashal@kernel.org>
This commit is contained in:
committed by
Greg Kroah-Hartman
parent
d334248d19
commit
84053e7dc4
@ -808,7 +808,7 @@ static int a5xx_hw_init(struct msm_gpu *gpu)
|
|||||||
gpu_write(gpu, REG_A5XX_RBBM_AHB_CNTL2, 0x0000003F);
|
gpu_write(gpu, REG_A5XX_RBBM_AHB_CNTL2, 0x0000003F);
|
||||||
|
|
||||||
/* Set the highest bank bit */
|
/* Set the highest bank bit */
|
||||||
if (adreno_is_a540(adreno_gpu))
|
if (adreno_is_a540(adreno_gpu) || adreno_is_a530(adreno_gpu))
|
||||||
regbit = 2;
|
regbit = 2;
|
||||||
else
|
else
|
||||||
regbit = 1;
|
regbit = 1;
|
||||||
|
Reference in New Issue
Block a user