Minor improvements in ARM64 DTS for v6.11

Few cleanups and improvements which were missed by their maintainers:
 1. Spreadtrum: correct PMU nodes - split per clusters.
 2. HiSilicon: add dedicated compatible to syscon node ("syscon" alone is
    not allowed).
 3. APM: add dedicated compatible to syscon node (binding applied to MFD
    tree).
 -----BEGIN PGP SIGNATURE-----
 
 iQJEBAABCgAuFiEE3dJiKD0RGyM7briowTdm5oaLg9cFAmaDoHIQHGtyemtAa2Vy
 bmVsLm9yZwAKCRDBN2bmhouD1xZWD/95r+Bo3H3ioQU60wLIb5av11KqYN0qkk7U
 m77bIEHQ93tPsjyb7AKEmqi2/PuLDY2wNP1hmkTrH2Ctw37yfdhqt/bwnqon3dev
 YK447m2zwybwe6RvaP07jhWxDZiTXnhlJ9TChAQUlpbZNlS09A/revg3MSTJIZr2
 NUcjjE9nbebZkCVd+AEmPi/77pTK3iygc/aCyYp4o56Kai+sY1/GFxZXyt90iqzY
 mRjmAGmhCLPB2sp9YrKixJ9SSEgtwak4hvGO429GI4rXXMM4l+kuWpLxewk7wofP
 I6BPhpBowGGbrU3wb6KXMRGM7aFNCwCX3ukxo+rxGkUx1+00VrMKR5r2SfWZFWG7
 CtjcnH9XztIn9a0R7YFlhd68/XA5M1MouL/lN3lMAkx48iwiM96nBIdq6r2c3rnY
 fuZ6XvAjaJ9au+Hgtnw31rCDA8vGW+Arh6hQLGsumG1jam3v8YjIYWJ46wUn2DVA
 numFFRcY0MCOdBfJaI3rX4DILZ/FkPImdVC5hpjMmYGjkLStvs/GTB76YSElIzEG
 Xl9a/9nJm0g2Mmpze1K9PjVbOz6rVrgJPYj+s09by9UxVQWrwzwrGvCB7nm1/mJe
 tMSDU/xPXQG1mZI8oYCoivRrKN58NHcZbPiqdT9d2KGf2wOf9b2VcAcBcu7CPJ4z
 eg8bkmiNDg==
 =+vkm
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEiK/NIGsWEZVxh/FrYKtH/8kJUicFAmaL9rcACgkQYKtH/8kJ
 UicDKQ//RovmlFRDYZhaOu+KM/cVkix3brsS9BXFRdYDHEl8MUwukZqY7JMJRHnZ
 5Fo9peK/qsQ2P/XJhBwg/yWtbnOdWAbAmwe5qNGqDV+kjXjgNHput4tC+fKXKat6
 NhNo3JO+PBYrSiBSv8oL8OAToO39jXUmTB9bJgzRUYDeIiEhmu186O9Kp/0DGrs0
 KtFd+hO1NOTpsquaZY/RtCdsJHqZd++oneYM8VEeqibOfQa1YiWWSY1KrveZQIIo
 uTn7FRuGjfJM6OeeKiUh2BM7GlwmzPOjzF1JiaObPCHUeeLOg0/sQfiBPulfWPNb
 u9VZv6zdBpp/5owvLmYa4qjMBHqqEYpsus9xE/vVBxW0KJKMeMWU+1MczYEWLhs7
 X3k0fuaUYHwEk/2EVLNKVT99wpfoSMMgwBZQ+PD1eDVyR5aReAskZgRvj8Jf2Aic
 6LhL7Rk3E/GHsqZWtl6Th1mJY8gfYgrF0KED48SDEU9Ph2QLeySwku1VuZ7jH1Ym
 r0xSWyu/eCGqhSoXvbes6hXa8QcFStUjhWY1oJ+BHmv6JvGAPn818vKlVMYDttrs
 JCEIYJM2E/IHLIvv0x5hTgtLapENHmVVz8AxGJ0iNL7TNCEPwpdQ/95NbLWAzjf9
 4g6gzDVKflh44KBNoNYBAhIPNdryFke1sY/xFIQ+fzkyhtZ5tv8=
 =UGMh
 -----END PGP SIGNATURE-----

Merge tag 'dt64-cleanup-6.11' of https://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux-dt into soc/dt

Minor improvements in ARM64 DTS for v6.11

Few cleanups and improvements which were missed by their maintainers:
1. Spreadtrum: correct PMU nodes - split per clusters.
2. HiSilicon: add dedicated compatible to syscon node ("syscon" alone is
   not allowed).
3. APM: add dedicated compatible to syscon node (binding applied to MFD
   tree).

* tag 'dt64-cleanup-6.11' of https://git.kernel.org/pub/scm/linux/kernel/git/krzk/linux-dt:
  arm64: dts: apm: Add dedicated syscon poweroff compatibles
  arm64: dts: hisilicon: hi3660: add dedicated hi3660-usb3-otg-bc compatible
  dt-bindings: soc: hisilicon: document hi3660-usb3-otg-bc
  arm64: dts: sprd: Split PMU nodes for heterogeneous CPUs

Link: https://lore.kernel.org/r/20240702065359.7378-1-krzysztof.kozlowski@linaro.org
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
This commit is contained in:
Arnd Bergmann 2024-07-08 16:24:55 +02:00
commit 90a4146de8
6 changed files with 69 additions and 11 deletions

View File

@ -0,0 +1,46 @@
# SPDX-License-Identifier: GPL-2.0 OR BSD-2-Clause
%YAML 1.2
---
$id: http://devicetree.org/schemas/soc/hisilicon/hisilicon,hi3660-usb3-otg-bc.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
title: Hisilicon Kirin 960 USB OTG Battery Charging Syscon
maintainers:
- Mauro Carvalho Chehab <mchehab+huawei@kernel.org>
properties:
compatible:
items:
- const: hisilicon,hi3660-usb3-otg-bc
- const: syscon
- const: simple-mfd
reg:
maxItems: 1
usb-phy:
$ref: /schemas/phy/hisilicon,hi3660-usb3.yaml
description: USB Phy node
required:
- compatible
- reg
- usb-phy
additionalProperties: false
examples:
- |
syscon@ff200000 {
compatible = "hisilicon,hi3660-usb3-otg-bc", "syscon", "simple-mfd";
reg = <0xff200000 0x1000>;
usb-phy {
compatible = "hisilicon,hi3660-usb-phy";
#phy-cells = <0>;
hisilicon,pericrg-syscon = <&crg_ctrl>;
hisilicon,pctrl-syscon = <&pctrl>;
hisilicon,eye-diagram-param = <0x22466e4>;
};
};

View File

@ -32,7 +32,7 @@
}; };
poweroff_mbox: poweroff_mbox@10548000 { poweroff_mbox: poweroff_mbox@10548000 {
compatible = "syscon"; compatible = "apm,merlin-poweroff-mailbox", "syscon";
reg = <0x0 0x10548000 0x0 0x30>; reg = <0x0 0x10548000 0x0 0x30>;
}; };

View File

@ -32,7 +32,7 @@
}; };
poweroff_mbox: poweroff_mbox@10548000 { poweroff_mbox: poweroff_mbox@10548000 {
compatible = "syscon"; compatible = "apm,mustang-poweroff-mailbox", "syscon";
reg = <0x0 0x10548000 0x0 0x30>; reg = <0x0 0x10548000 0x0 0x30>;
}; };

View File

@ -1161,7 +1161,7 @@
}; };
usb3_otg_bc: usb3_otg_bc@ff200000 { usb3_otg_bc: usb3_otg_bc@ff200000 {
compatible = "syscon", "simple-mfd"; compatible = "hisilicon,hi3660-usb3-otg-bc", "syscon", "simple-mfd";
reg = <0x0 0xff200000 0x0 0x1000>; reg = <0x0 0xff200000 0x0 0x1000>;
usb_phy: usb-phy { usb_phy: usb-phy {

View File

@ -136,16 +136,22 @@
<GIC_PPI 10 IRQ_TYPE_LEVEL_HIGH>; /* Hipervisor PPI */ <GIC_PPI 10 IRQ_TYPE_LEVEL_HIGH>; /* Hipervisor PPI */
}; };
pmu { pmu-a55 {
compatible = "arm,armv8-pmuv3"; compatible = "arm,cortex-a55-pmu";
interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>, interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>;
<GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>, interrupt-affinity = <&CPU0>, <&CPU1>, <&CPU2>, <&CPU3>, <&CPU4>, <&CPU5>;
};
pmu-a75 {
compatible = "arm,cortex-a75-pmu";
interrupts = <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>; <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>;
interrupt-affinity = <&CPU6>, <&CPU7>;
}; };
soc: soc { soc: soc {

View File

@ -144,16 +144,22 @@
<GIC_PPI 10 IRQ_TYPE_LEVEL_HIGH>; /* Hipervisor PPI */ <GIC_PPI 10 IRQ_TYPE_LEVEL_HIGH>; /* Hipervisor PPI */
}; };
pmu { pmu-a55 {
compatible = "arm,armv8-pmuv3"; compatible = "arm,cortex-a55-pmu";
interrupts = <GIC_SPI 177 IRQ_TYPE_LEVEL_HIGH>, interrupts = <GIC_SPI 177 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 178 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 178 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 179 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 179 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 180 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 180 IRQ_TYPE_LEVEL_HIGH>;
<GIC_SPI 181 IRQ_TYPE_LEVEL_HIGH>, interrupt-affinity = <&CPU0>, <&CPU1>, <&CPU2>, <&CPU3>;
};
pmu-a76 {
compatible = "arm,cortex-a76-pmu";
interrupts = <GIC_SPI 181 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 182 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 182 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 183 IRQ_TYPE_LEVEL_HIGH>, <GIC_SPI 183 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 184 IRQ_TYPE_LEVEL_HIGH>; <GIC_SPI 184 IRQ_TYPE_LEVEL_HIGH>;
interrupt-affinity = <&CPU4>, <&CPU5>, <&CPU6>, <&CPU7>;
}; };
soc: soc { soc: soc {