spi: Fixes for v5.17
There are quite a few fixes that have accumilated since the merge window here, all driver specific and none super urgent, plus a new device ID for the Rockchip driver. -----BEGIN PGP SIGNATURE----- iQEzBAABCgAdFiEEreZoqmdXGLWf4p/qJNaLcl1Uh9AFAmH5VoUACgkQJNaLcl1U h9CJwQf6AnUcCRJrl9CBEZZ/J0pcgWRphaxm+MSJa0j1lNXT88dR/A2RlLAlV9Vm L0SWG9zLqGPSVLTNHdfFnXAEF56BewFDLPP9A4O0yI3II5h2eoJvj1B5wTsp0WOu KKNJYu7n2oE1O47mwIzoL3Z5ibznFwJ1fYHkydkwZmmaJ9xg/tzCjnJ1BoA6c8TI 1IA8kCivPEhv6AGb8ruN0J+2hVql73AtzyWcUi1CJ9veHPY9eerr2xk25yZYcuXi 5R66+cFYRdGei77iSGtk3Ul35jwOlC+iKUckYeLShowTd9HOs6204mkiqET+rzDi 6HdgvZHF5yImE85W/IKum6C9GFRO7A== =onU7 -----END PGP SIGNATURE----- Merge tag 'spi-fix-v5.17-rc2' of git://git.kernel.org/pub/scm/linux/kernel/git/broonie/spi Pull spi fixes from Mark Brown: "There are quite a few fixes that have accumilated since the merge window here, all driver specific and none super urgent, plus a new device ID for the Rockchip driver" * tag 'spi-fix-v5.17-rc2' of git://git.kernel.org/pub/scm/linux/kernel/git/broonie/spi: spi: mediatek: Avoid NULL pointer crash in interrupt spi: dt-bindings: Fix 'reg' child node schema spi: bcm-qspi: check for valid cs before applying chip select spi: uniphier: fix reference count leak in uniphier_spi_probe() spi: meson-spicc: add IRQ check in meson_spicc_probe spi: uniphier: Fix a bug that doesn't point to private data correctly spi: change clk_disable_unprepare to clk_unprepare spi: spi-rockchip: Add rk3568-spi compatible spi: stm32: make SPI_MASTER_MUST_TX flags only specific to STM32F4 spi: stm32: remove inexistant variables in struct stm32_spi_cfg comment spi: stm32-qspi: Update spi registering
This commit is contained in:
commit
9f7fb8de5d
@ -23,8 +23,9 @@ properties:
|
||||
minItems: 1
|
||||
maxItems: 256
|
||||
items:
|
||||
minimum: 0
|
||||
maximum: 256
|
||||
items:
|
||||
- minimum: 0
|
||||
maximum: 256
|
||||
description:
|
||||
Chip select used by the device.
|
||||
|
||||
|
@ -585,7 +585,7 @@ static void bcm_qspi_chip_select(struct bcm_qspi *qspi, int cs)
|
||||
u32 rd = 0;
|
||||
u32 wr = 0;
|
||||
|
||||
if (qspi->base[CHIP_SELECT]) {
|
||||
if (cs >= 0 && qspi->base[CHIP_SELECT]) {
|
||||
rd = bcm_qspi_read(qspi, CHIP_SELECT, 0);
|
||||
wr = (rd & ~0xff) | (1 << cs);
|
||||
if (rd == wr)
|
||||
|
@ -693,6 +693,11 @@ static int meson_spicc_probe(struct platform_device *pdev)
|
||||
writel_relaxed(0, spicc->base + SPICC_INTREG);
|
||||
|
||||
irq = platform_get_irq(pdev, 0);
|
||||
if (irq < 0) {
|
||||
ret = irq;
|
||||
goto out_master;
|
||||
}
|
||||
|
||||
ret = devm_request_irq(&pdev->dev, irq, meson_spicc_irq,
|
||||
0, NULL, spicc);
|
||||
if (ret) {
|
||||
|
@ -624,7 +624,7 @@ static irqreturn_t mtk_spi_interrupt(int irq, void *dev_id)
|
||||
else
|
||||
mdata->state = MTK_SPI_IDLE;
|
||||
|
||||
if (!master->can_dma(master, master->cur_msg->spi, trans)) {
|
||||
if (!master->can_dma(master, NULL, trans)) {
|
||||
if (trans->rx_buf) {
|
||||
cnt = mdata->xfer_len / 4;
|
||||
ioread32_rep(mdata->base + SPI_RX_DATA_REG,
|
||||
|
@ -688,7 +688,7 @@ static int stm32_qspi_probe(struct platform_device *pdev)
|
||||
struct resource *res;
|
||||
int ret, irq;
|
||||
|
||||
ctrl = spi_alloc_master(dev, sizeof(*qspi));
|
||||
ctrl = devm_spi_alloc_master(dev, sizeof(*qspi));
|
||||
if (!ctrl)
|
||||
return -ENOMEM;
|
||||
|
||||
@ -697,58 +697,46 @@ static int stm32_qspi_probe(struct platform_device *pdev)
|
||||
|
||||
res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "qspi");
|
||||
qspi->io_base = devm_ioremap_resource(dev, res);
|
||||
if (IS_ERR(qspi->io_base)) {
|
||||
ret = PTR_ERR(qspi->io_base);
|
||||
goto err_master_put;
|
||||
}
|
||||
if (IS_ERR(qspi->io_base))
|
||||
return PTR_ERR(qspi->io_base);
|
||||
|
||||
qspi->phys_base = res->start;
|
||||
|
||||
res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "qspi_mm");
|
||||
qspi->mm_base = devm_ioremap_resource(dev, res);
|
||||
if (IS_ERR(qspi->mm_base)) {
|
||||
ret = PTR_ERR(qspi->mm_base);
|
||||
goto err_master_put;
|
||||
}
|
||||
if (IS_ERR(qspi->mm_base))
|
||||
return PTR_ERR(qspi->mm_base);
|
||||
|
||||
qspi->mm_size = resource_size(res);
|
||||
if (qspi->mm_size > STM32_QSPI_MAX_MMAP_SZ) {
|
||||
ret = -EINVAL;
|
||||
goto err_master_put;
|
||||
}
|
||||
if (qspi->mm_size > STM32_QSPI_MAX_MMAP_SZ)
|
||||
return -EINVAL;
|
||||
|
||||
irq = platform_get_irq(pdev, 0);
|
||||
if (irq < 0) {
|
||||
ret = irq;
|
||||
goto err_master_put;
|
||||
}
|
||||
if (irq < 0)
|
||||
return irq;
|
||||
|
||||
ret = devm_request_irq(dev, irq, stm32_qspi_irq, 0,
|
||||
dev_name(dev), qspi);
|
||||
if (ret) {
|
||||
dev_err(dev, "failed to request irq\n");
|
||||
goto err_master_put;
|
||||
return ret;
|
||||
}
|
||||
|
||||
init_completion(&qspi->data_completion);
|
||||
init_completion(&qspi->match_completion);
|
||||
|
||||
qspi->clk = devm_clk_get(dev, NULL);
|
||||
if (IS_ERR(qspi->clk)) {
|
||||
ret = PTR_ERR(qspi->clk);
|
||||
goto err_master_put;
|
||||
}
|
||||
if (IS_ERR(qspi->clk))
|
||||
return PTR_ERR(qspi->clk);
|
||||
|
||||
qspi->clk_rate = clk_get_rate(qspi->clk);
|
||||
if (!qspi->clk_rate) {
|
||||
ret = -EINVAL;
|
||||
goto err_master_put;
|
||||
}
|
||||
if (!qspi->clk_rate)
|
||||
return -EINVAL;
|
||||
|
||||
ret = clk_prepare_enable(qspi->clk);
|
||||
if (ret) {
|
||||
dev_err(dev, "can not enable the clock\n");
|
||||
goto err_master_put;
|
||||
return ret;
|
||||
}
|
||||
|
||||
rstc = devm_reset_control_get_exclusive(dev, NULL);
|
||||
@ -784,7 +772,7 @@ static int stm32_qspi_probe(struct platform_device *pdev)
|
||||
pm_runtime_enable(dev);
|
||||
pm_runtime_get_noresume(dev);
|
||||
|
||||
ret = devm_spi_register_master(dev, ctrl);
|
||||
ret = spi_register_master(ctrl);
|
||||
if (ret)
|
||||
goto err_pm_runtime_free;
|
||||
|
||||
@ -806,8 +794,6 @@ err_dma_free:
|
||||
stm32_qspi_dma_free(qspi);
|
||||
err_clk_disable:
|
||||
clk_disable_unprepare(qspi->clk);
|
||||
err_master_put:
|
||||
spi_master_put(qspi->ctrl);
|
||||
|
||||
return ret;
|
||||
}
|
||||
@ -817,6 +803,7 @@ static int stm32_qspi_remove(struct platform_device *pdev)
|
||||
struct stm32_qspi *qspi = platform_get_drvdata(pdev);
|
||||
|
||||
pm_runtime_get_sync(qspi->dev);
|
||||
spi_unregister_master(qspi->ctrl);
|
||||
/* disable qspi */
|
||||
writel_relaxed(0, qspi->io_base + QSPI_CR);
|
||||
stm32_qspi_dma_free(qspi);
|
||||
|
@ -221,7 +221,6 @@ struct stm32_spi;
|
||||
* time between frames (if driver has this functionality)
|
||||
* @set_number_of_data: optional routine to configure registers to desired
|
||||
* number of data (if driver has this functionality)
|
||||
* @can_dma: routine to determine if the transfer is eligible for DMA use
|
||||
* @transfer_one_dma_start: routine to start transfer a single spi_transfer
|
||||
* using DMA
|
||||
* @dma_rx_cb: routine to call after DMA RX channel operation is complete
|
||||
@ -232,7 +231,7 @@ struct stm32_spi;
|
||||
* @baud_rate_div_min: minimum baud rate divisor
|
||||
* @baud_rate_div_max: maximum baud rate divisor
|
||||
* @has_fifo: boolean to know if fifo is used for driver
|
||||
* @has_startbit: boolean to know if start bit is used to start transfer
|
||||
* @flags: compatible specific SPI controller flags used at registration time
|
||||
*/
|
||||
struct stm32_spi_cfg {
|
||||
const struct stm32_spi_regspec *regs;
|
||||
@ -253,6 +252,7 @@ struct stm32_spi_cfg {
|
||||
unsigned int baud_rate_div_min;
|
||||
unsigned int baud_rate_div_max;
|
||||
bool has_fifo;
|
||||
u16 flags;
|
||||
};
|
||||
|
||||
/**
|
||||
@ -1722,6 +1722,7 @@ static const struct stm32_spi_cfg stm32f4_spi_cfg = {
|
||||
.baud_rate_div_min = STM32F4_SPI_BR_DIV_MIN,
|
||||
.baud_rate_div_max = STM32F4_SPI_BR_DIV_MAX,
|
||||
.has_fifo = false,
|
||||
.flags = SPI_MASTER_MUST_TX,
|
||||
};
|
||||
|
||||
static const struct stm32_spi_cfg stm32h7_spi_cfg = {
|
||||
@ -1854,7 +1855,7 @@ static int stm32_spi_probe(struct platform_device *pdev)
|
||||
master->prepare_message = stm32_spi_prepare_msg;
|
||||
master->transfer_one = stm32_spi_transfer_one;
|
||||
master->unprepare_message = stm32_spi_unprepare_msg;
|
||||
master->flags = SPI_MASTER_MUST_TX;
|
||||
master->flags = spi->cfg->flags;
|
||||
|
||||
spi->dma_tx = dma_request_chan(spi->dev, "tx");
|
||||
if (IS_ERR(spi->dma_tx)) {
|
||||
|
@ -726,7 +726,7 @@ static int uniphier_spi_probe(struct platform_device *pdev)
|
||||
if (ret) {
|
||||
dev_err(&pdev->dev, "failed to get TX DMA capacities: %d\n",
|
||||
ret);
|
||||
goto out_disable_clk;
|
||||
goto out_release_dma;
|
||||
}
|
||||
dma_tx_burst = caps.max_burst;
|
||||
}
|
||||
@ -735,7 +735,7 @@ static int uniphier_spi_probe(struct platform_device *pdev)
|
||||
if (IS_ERR_OR_NULL(master->dma_rx)) {
|
||||
if (PTR_ERR(master->dma_rx) == -EPROBE_DEFER) {
|
||||
ret = -EPROBE_DEFER;
|
||||
goto out_disable_clk;
|
||||
goto out_release_dma;
|
||||
}
|
||||
master->dma_rx = NULL;
|
||||
dma_rx_burst = INT_MAX;
|
||||
@ -744,7 +744,7 @@ static int uniphier_spi_probe(struct platform_device *pdev)
|
||||
if (ret) {
|
||||
dev_err(&pdev->dev, "failed to get RX DMA capacities: %d\n",
|
||||
ret);
|
||||
goto out_disable_clk;
|
||||
goto out_release_dma;
|
||||
}
|
||||
dma_rx_burst = caps.max_burst;
|
||||
}
|
||||
@ -753,10 +753,20 @@ static int uniphier_spi_probe(struct platform_device *pdev)
|
||||
|
||||
ret = devm_spi_register_master(&pdev->dev, master);
|
||||
if (ret)
|
||||
goto out_disable_clk;
|
||||
goto out_release_dma;
|
||||
|
||||
return 0;
|
||||
|
||||
out_release_dma:
|
||||
if (!IS_ERR_OR_NULL(master->dma_rx)) {
|
||||
dma_release_channel(master->dma_rx);
|
||||
master->dma_rx = NULL;
|
||||
}
|
||||
if (!IS_ERR_OR_NULL(master->dma_tx)) {
|
||||
dma_release_channel(master->dma_tx);
|
||||
master->dma_tx = NULL;
|
||||
}
|
||||
|
||||
out_disable_clk:
|
||||
clk_disable_unprepare(priv->clk);
|
||||
|
||||
|
Loading…
Reference in New Issue
Block a user