Merge branch 'omap-for-v5.7/accelerators' into omap-for-v5.7/ti-sysc-drop-pdata
This commit is contained in:
@@ -108,7 +108,6 @@
|
|||||||
|
|
||||||
dsp {
|
dsp {
|
||||||
compatible = "ti,omap3-c64";
|
compatible = "ti,omap3-c64";
|
||||||
ti,hwmods = "dsp";
|
|
||||||
};
|
};
|
||||||
|
|
||||||
iva {
|
iva {
|
||||||
|
@@ -24,7 +24,6 @@ extern struct omap_hwmod_ocp_if am33xx_l3_s__l4_wkup;
|
|||||||
extern struct omap_hwmod_ocp_if am33xx_l3_main__l3_instr;
|
extern struct omap_hwmod_ocp_if am33xx_l3_main__l3_instr;
|
||||||
extern struct omap_hwmod_ocp_if am33xx_mpu__prcm;
|
extern struct omap_hwmod_ocp_if am33xx_mpu__prcm;
|
||||||
extern struct omap_hwmod_ocp_if am33xx_l3_s__l3_main;
|
extern struct omap_hwmod_ocp_if am33xx_l3_s__l3_main;
|
||||||
extern struct omap_hwmod_ocp_if am33xx_pruss__l3_main;
|
|
||||||
extern struct omap_hwmod_ocp_if am33xx_gfx__l3_main;
|
extern struct omap_hwmod_ocp_if am33xx_gfx__l3_main;
|
||||||
extern struct omap_hwmod_ocp_if am33xx_l3_main__gfx;
|
extern struct omap_hwmod_ocp_if am33xx_l3_main__gfx;
|
||||||
extern struct omap_hwmod_ocp_if am33xx_l4_wkup__rtc;
|
extern struct omap_hwmod_ocp_if am33xx_l4_wkup__rtc;
|
||||||
@@ -42,7 +41,6 @@ extern struct omap_hwmod am33xx_l3_instr_hwmod;
|
|||||||
extern struct omap_hwmod am33xx_l4_ls_hwmod;
|
extern struct omap_hwmod am33xx_l4_ls_hwmod;
|
||||||
extern struct omap_hwmod am33xx_l4_wkup_hwmod;
|
extern struct omap_hwmod am33xx_l4_wkup_hwmod;
|
||||||
extern struct omap_hwmod am33xx_mpu_hwmod;
|
extern struct omap_hwmod am33xx_mpu_hwmod;
|
||||||
extern struct omap_hwmod am33xx_pruss_hwmod;
|
|
||||||
extern struct omap_hwmod am33xx_gfx_hwmod;
|
extern struct omap_hwmod am33xx_gfx_hwmod;
|
||||||
extern struct omap_hwmod am33xx_prcm_hwmod;
|
extern struct omap_hwmod am33xx_prcm_hwmod;
|
||||||
extern struct omap_hwmod am33xx_ocmcram_hwmod;
|
extern struct omap_hwmod am33xx_ocmcram_hwmod;
|
||||||
|
@@ -74,14 +74,6 @@ struct omap_hwmod_ocp_if am33xx_l3_s__l3_main = {
|
|||||||
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
||||||
};
|
};
|
||||||
|
|
||||||
/* pru-icss -> l3 main */
|
|
||||||
struct omap_hwmod_ocp_if am33xx_pruss__l3_main = {
|
|
||||||
.master = &am33xx_pruss_hwmod,
|
|
||||||
.slave = &am33xx_l3_main_hwmod,
|
|
||||||
.clk = "l3_gclk",
|
|
||||||
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
||||||
};
|
|
||||||
|
|
||||||
/* gfx -> l3 main */
|
/* gfx -> l3 main */
|
||||||
struct omap_hwmod_ocp_if am33xx_gfx__l3_main = {
|
struct omap_hwmod_ocp_if am33xx_gfx__l3_main = {
|
||||||
.master = &am33xx_gfx_hwmod,
|
.master = &am33xx_gfx_hwmod,
|
||||||
|
@@ -133,34 +133,6 @@ struct omap_hwmod_class am33xx_wkup_m3_hwmod_class = {
|
|||||||
.name = "wkup_m3",
|
.name = "wkup_m3",
|
||||||
};
|
};
|
||||||
|
|
||||||
/*
|
|
||||||
* 'pru-icss' class
|
|
||||||
* Programmable Real-Time Unit and Industrial Communication Subsystem
|
|
||||||
*/
|
|
||||||
static struct omap_hwmod_class am33xx_pruss_hwmod_class = {
|
|
||||||
.name = "pruss",
|
|
||||||
};
|
|
||||||
|
|
||||||
static struct omap_hwmod_rst_info am33xx_pruss_resets[] = {
|
|
||||||
{ .name = "pruss", .rst_shift = 1 },
|
|
||||||
};
|
|
||||||
|
|
||||||
/* pru-icss */
|
|
||||||
/* Pseudo hwmod for reset control purpose only */
|
|
||||||
struct omap_hwmod am33xx_pruss_hwmod = {
|
|
||||||
.name = "pruss",
|
|
||||||
.class = &am33xx_pruss_hwmod_class,
|
|
||||||
.clkdm_name = "pruss_ocp_clkdm",
|
|
||||||
.main_clk = "pruss_ocp_gclk",
|
|
||||||
.prcm = {
|
|
||||||
.omap4 = {
|
|
||||||
.modulemode = MODULEMODE_SWCTRL,
|
|
||||||
},
|
|
||||||
},
|
|
||||||
.rst_lines = am33xx_pruss_resets,
|
|
||||||
.rst_lines_cnt = ARRAY_SIZE(am33xx_pruss_resets),
|
|
||||||
};
|
|
||||||
|
|
||||||
/* gfx */
|
/* gfx */
|
||||||
/* Pseudo hwmod for reset control purpose only */
|
/* Pseudo hwmod for reset control purpose only */
|
||||||
static struct omap_hwmod_class am33xx_gfx_hwmod_class = {
|
static struct omap_hwmod_class am33xx_gfx_hwmod_class = {
|
||||||
@@ -486,7 +458,6 @@ static void omap_hwmod_am33xx_clkctrl(void)
|
|||||||
CLKCTRL(am33xx_tptc1_hwmod, AM33XX_CM_PER_TPTC1_CLKCTRL_OFFSET);
|
CLKCTRL(am33xx_tptc1_hwmod, AM33XX_CM_PER_TPTC1_CLKCTRL_OFFSET);
|
||||||
CLKCTRL(am33xx_tptc2_hwmod, AM33XX_CM_PER_TPTC2_CLKCTRL_OFFSET);
|
CLKCTRL(am33xx_tptc2_hwmod, AM33XX_CM_PER_TPTC2_CLKCTRL_OFFSET);
|
||||||
CLKCTRL(am33xx_gfx_hwmod, AM33XX_CM_GFX_GFX_CLKCTRL_OFFSET);
|
CLKCTRL(am33xx_gfx_hwmod, AM33XX_CM_GFX_GFX_CLKCTRL_OFFSET);
|
||||||
CLKCTRL(am33xx_pruss_hwmod, AM33XX_CM_PER_PRUSS_CLKCTRL_OFFSET);
|
|
||||||
CLKCTRL(am33xx_mpu_hwmod , AM33XX_CM_MPU_MPU_CLKCTRL_OFFSET);
|
CLKCTRL(am33xx_mpu_hwmod , AM33XX_CM_MPU_MPU_CLKCTRL_OFFSET);
|
||||||
CLKCTRL(am33xx_l3_instr_hwmod , AM33XX_CM_PER_L3_INSTR_CLKCTRL_OFFSET);
|
CLKCTRL(am33xx_l3_instr_hwmod , AM33XX_CM_PER_L3_INSTR_CLKCTRL_OFFSET);
|
||||||
CLKCTRL(am33xx_ocmcram_hwmod , AM33XX_CM_PER_OCMCRAM_CLKCTRL_OFFSET);
|
CLKCTRL(am33xx_ocmcram_hwmod , AM33XX_CM_PER_OCMCRAM_CLKCTRL_OFFSET);
|
||||||
@@ -494,7 +465,6 @@ static void omap_hwmod_am33xx_clkctrl(void)
|
|||||||
|
|
||||||
static void omap_hwmod_am33xx_rst(void)
|
static void omap_hwmod_am33xx_rst(void)
|
||||||
{
|
{
|
||||||
RSTCTRL(am33xx_pruss_hwmod, AM33XX_RM_PER_RSTCTRL_OFFSET);
|
|
||||||
RSTCTRL(am33xx_gfx_hwmod, AM33XX_RM_GFX_RSTCTRL_OFFSET);
|
RSTCTRL(am33xx_gfx_hwmod, AM33XX_RM_GFX_RSTCTRL_OFFSET);
|
||||||
RSTST(am33xx_gfx_hwmod, AM33XX_RM_GFX_RSTST_OFFSET);
|
RSTST(am33xx_gfx_hwmod, AM33XX_RM_GFX_RSTST_OFFSET);
|
||||||
}
|
}
|
||||||
@@ -523,7 +493,6 @@ static void omap_hwmod_am43xx_clkctrl(void)
|
|||||||
CLKCTRL(am33xx_tptc1_hwmod, AM43XX_CM_PER_TPTC1_CLKCTRL_OFFSET);
|
CLKCTRL(am33xx_tptc1_hwmod, AM43XX_CM_PER_TPTC1_CLKCTRL_OFFSET);
|
||||||
CLKCTRL(am33xx_tptc2_hwmod, AM43XX_CM_PER_TPTC2_CLKCTRL_OFFSET);
|
CLKCTRL(am33xx_tptc2_hwmod, AM43XX_CM_PER_TPTC2_CLKCTRL_OFFSET);
|
||||||
CLKCTRL(am33xx_gfx_hwmod, AM43XX_CM_GFX_GFX_CLKCTRL_OFFSET);
|
CLKCTRL(am33xx_gfx_hwmod, AM43XX_CM_GFX_GFX_CLKCTRL_OFFSET);
|
||||||
CLKCTRL(am33xx_pruss_hwmod, AM43XX_CM_PER_PRUSS_CLKCTRL_OFFSET);
|
|
||||||
CLKCTRL(am33xx_mpu_hwmod , AM43XX_CM_MPU_MPU_CLKCTRL_OFFSET);
|
CLKCTRL(am33xx_mpu_hwmod , AM43XX_CM_MPU_MPU_CLKCTRL_OFFSET);
|
||||||
CLKCTRL(am33xx_l3_instr_hwmod , AM43XX_CM_PER_L3_INSTR_CLKCTRL_OFFSET);
|
CLKCTRL(am33xx_l3_instr_hwmod , AM43XX_CM_PER_L3_INSTR_CLKCTRL_OFFSET);
|
||||||
CLKCTRL(am33xx_ocmcram_hwmod , AM43XX_CM_PER_OCMCRAM_CLKCTRL_OFFSET);
|
CLKCTRL(am33xx_ocmcram_hwmod , AM43XX_CM_PER_OCMCRAM_CLKCTRL_OFFSET);
|
||||||
@@ -531,9 +500,7 @@ static void omap_hwmod_am43xx_clkctrl(void)
|
|||||||
|
|
||||||
static void omap_hwmod_am43xx_rst(void)
|
static void omap_hwmod_am43xx_rst(void)
|
||||||
{
|
{
|
||||||
RSTCTRL(am33xx_pruss_hwmod, AM43XX_RM_PER_RSTCTRL_OFFSET);
|
|
||||||
RSTCTRL(am33xx_gfx_hwmod, AM43XX_RM_GFX_RSTCTRL_OFFSET);
|
RSTCTRL(am33xx_gfx_hwmod, AM43XX_RM_GFX_RSTCTRL_OFFSET);
|
||||||
RSTST(am33xx_pruss_hwmod, AM43XX_RM_PER_RSTST_OFFSET);
|
|
||||||
RSTST(am33xx_gfx_hwmod, AM43XX_RM_GFX_RSTST_OFFSET);
|
RSTST(am33xx_gfx_hwmod, AM43XX_RM_GFX_RSTST_OFFSET);
|
||||||
}
|
}
|
||||||
|
|
||||||
|
@@ -233,14 +233,6 @@ static struct omap_hwmod_ocp_if am33xx_l4_wkup__wkup_m3 = {
|
|||||||
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
||||||
};
|
};
|
||||||
|
|
||||||
/* l4 hs -> pru-icss */
|
|
||||||
static struct omap_hwmod_ocp_if am33xx_l4_hs__pruss = {
|
|
||||||
.master = &am33xx_l4_hs_hwmod,
|
|
||||||
.slave = &am33xx_pruss_hwmod,
|
|
||||||
.clk = "dpll_core_m4_ck",
|
|
||||||
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
||||||
};
|
|
||||||
|
|
||||||
/* l3_main -> debugss */
|
/* l3_main -> debugss */
|
||||||
static struct omap_hwmod_ocp_if am33xx_l3_main__debugss = {
|
static struct omap_hwmod_ocp_if am33xx_l3_main__debugss = {
|
||||||
.master = &am33xx_l3_main_hwmod,
|
.master = &am33xx_l3_main_hwmod,
|
||||||
@@ -292,7 +284,6 @@ static struct omap_hwmod_ocp_if *am33xx_hwmod_ocp_ifs[] __initdata = {
|
|||||||
&am33xx_l3_main__l3_instr,
|
&am33xx_l3_main__l3_instr,
|
||||||
&am33xx_l3_main__gfx,
|
&am33xx_l3_main__gfx,
|
||||||
&am33xx_l3_s__l3_main,
|
&am33xx_l3_s__l3_main,
|
||||||
&am33xx_pruss__l3_main,
|
|
||||||
&am33xx_wkup_m3__l4_wkup,
|
&am33xx_wkup_m3__l4_wkup,
|
||||||
&am33xx_gfx__l3_main,
|
&am33xx_gfx__l3_main,
|
||||||
&am33xx_l3_main__debugss,
|
&am33xx_l3_main__debugss,
|
||||||
@@ -302,7 +293,6 @@ static struct omap_hwmod_ocp_if *am33xx_hwmod_ocp_ifs[] __initdata = {
|
|||||||
&am33xx_l4_wkup__smartreflex1,
|
&am33xx_l4_wkup__smartreflex1,
|
||||||
&am33xx_l4_wkup__timer1,
|
&am33xx_l4_wkup__timer1,
|
||||||
&am33xx_l4_wkup__rtc,
|
&am33xx_l4_wkup__rtc,
|
||||||
&am33xx_l4_hs__pruss,
|
|
||||||
&am33xx_l4_ls__timer2,
|
&am33xx_l4_ls__timer2,
|
||||||
&am33xx_l3_main__tpcc,
|
&am33xx_l3_main__tpcc,
|
||||||
&am33xx_l3_s__gpmc,
|
&am33xx_l3_s__gpmc,
|
||||||
|
@@ -185,13 +185,6 @@ static struct omap_hwmod_ocp_if am43xx_l4_wkup__wkup_m3 = {
|
|||||||
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
||||||
};
|
};
|
||||||
|
|
||||||
static struct omap_hwmod_ocp_if am43xx_l3_main__pruss = {
|
|
||||||
.master = &am33xx_l3_main_hwmod,
|
|
||||||
.slave = &am33xx_pruss_hwmod,
|
|
||||||
.clk = "dpll_core_m4_ck",
|
|
||||||
.user = OCP_USER_MPU,
|
|
||||||
};
|
|
||||||
|
|
||||||
static struct omap_hwmod_ocp_if am43xx_l4_wkup__smartreflex0 = {
|
static struct omap_hwmod_ocp_if am43xx_l4_wkup__smartreflex0 = {
|
||||||
.master = &am33xx_l4_wkup_hwmod,
|
.master = &am33xx_l4_wkup_hwmod,
|
||||||
.slave = &am33xx_smartreflex0_hwmod,
|
.slave = &am33xx_smartreflex0_hwmod,
|
||||||
@@ -243,7 +236,6 @@ static struct omap_hwmod_ocp_if am43xx_l3_s__usbotgss1 = {
|
|||||||
|
|
||||||
static struct omap_hwmod_ocp_if *am43xx_hwmod_ocp_ifs[] __initdata = {
|
static struct omap_hwmod_ocp_if *am43xx_hwmod_ocp_ifs[] __initdata = {
|
||||||
&am33xx_l4_wkup__synctimer,
|
&am33xx_l4_wkup__synctimer,
|
||||||
&am43xx_l3_main__pruss,
|
|
||||||
&am33xx_mpu__l3_main,
|
&am33xx_mpu__l3_main,
|
||||||
&am33xx_mpu__prcm,
|
&am33xx_mpu__prcm,
|
||||||
&am33xx_l3_s__l4_ls,
|
&am33xx_l3_s__l4_ls,
|
||||||
@@ -254,7 +246,6 @@ static struct omap_hwmod_ocp_if *am43xx_hwmod_ocp_ifs[] __initdata = {
|
|||||||
&am33xx_l3_main__gfx,
|
&am33xx_l3_main__gfx,
|
||||||
&am33xx_l3_s__l3_main,
|
&am33xx_l3_s__l3_main,
|
||||||
&am43xx_l3_main__emif,
|
&am43xx_l3_main__emif,
|
||||||
&am33xx_pruss__l3_main,
|
|
||||||
&am43xx_wkup_m3__l4_wkup,
|
&am43xx_wkup_m3__l4_wkup,
|
||||||
&am33xx_gfx__l3_main,
|
&am33xx_gfx__l3_main,
|
||||||
&am43xx_l4_wkup__wkup_m3,
|
&am43xx_l4_wkup__wkup_m3,
|
||||||
|
@@ -355,37 +355,6 @@ static struct omap_hwmod omap44xx_debugss_hwmod = {
|
|||||||
},
|
},
|
||||||
};
|
};
|
||||||
|
|
||||||
/*
|
|
||||||
* 'dsp' class
|
|
||||||
* dsp sub-system
|
|
||||||
*/
|
|
||||||
|
|
||||||
static struct omap_hwmod_class omap44xx_dsp_hwmod_class = {
|
|
||||||
.name = "dsp",
|
|
||||||
};
|
|
||||||
|
|
||||||
/* dsp */
|
|
||||||
static struct omap_hwmod_rst_info omap44xx_dsp_resets[] = {
|
|
||||||
{ .name = "dsp", .rst_shift = 0 },
|
|
||||||
};
|
|
||||||
|
|
||||||
static struct omap_hwmod omap44xx_dsp_hwmod = {
|
|
||||||
.name = "dsp",
|
|
||||||
.class = &omap44xx_dsp_hwmod_class,
|
|
||||||
.clkdm_name = "tesla_clkdm",
|
|
||||||
.rst_lines = omap44xx_dsp_resets,
|
|
||||||
.rst_lines_cnt = ARRAY_SIZE(omap44xx_dsp_resets),
|
|
||||||
.main_clk = "dpll_iva_m4x2_ck",
|
|
||||||
.prcm = {
|
|
||||||
.omap4 = {
|
|
||||||
.clkctrl_offs = OMAP4_CM_TESLA_TESLA_CLKCTRL_OFFSET,
|
|
||||||
.rstctrl_offs = OMAP4_RM_TESLA_RSTCTRL_OFFSET,
|
|
||||||
.context_offs = OMAP4_RM_TESLA_TESLA_CONTEXT_OFFSET,
|
|
||||||
.modulemode = MODULEMODE_HWCTRL,
|
|
||||||
},
|
|
||||||
},
|
|
||||||
};
|
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* 'emif' class
|
* 'emif' class
|
||||||
* external memory interface no1
|
* external memory interface no1
|
||||||
@@ -468,39 +437,6 @@ static struct omap_hwmod omap44xx_gpmc_hwmod = {
|
|||||||
},
|
},
|
||||||
};
|
};
|
||||||
|
|
||||||
|
|
||||||
/*
|
|
||||||
* 'ipu' class
|
|
||||||
* imaging processor unit
|
|
||||||
*/
|
|
||||||
|
|
||||||
static struct omap_hwmod_class omap44xx_ipu_hwmod_class = {
|
|
||||||
.name = "ipu",
|
|
||||||
};
|
|
||||||
|
|
||||||
/* ipu */
|
|
||||||
static struct omap_hwmod_rst_info omap44xx_ipu_resets[] = {
|
|
||||||
{ .name = "cpu0", .rst_shift = 0 },
|
|
||||||
{ .name = "cpu1", .rst_shift = 1 },
|
|
||||||
};
|
|
||||||
|
|
||||||
static struct omap_hwmod omap44xx_ipu_hwmod = {
|
|
||||||
.name = "ipu",
|
|
||||||
.class = &omap44xx_ipu_hwmod_class,
|
|
||||||
.clkdm_name = "ducati_clkdm",
|
|
||||||
.rst_lines = omap44xx_ipu_resets,
|
|
||||||
.rst_lines_cnt = ARRAY_SIZE(omap44xx_ipu_resets),
|
|
||||||
.main_clk = "ducati_clk_mux_ck",
|
|
||||||
.prcm = {
|
|
||||||
.omap4 = {
|
|
||||||
.clkctrl_offs = OMAP4_CM_DUCATI_DUCATI_CLKCTRL_OFFSET,
|
|
||||||
.rstctrl_offs = OMAP4_RM_DUCATI_RSTCTRL_OFFSET,
|
|
||||||
.context_offs = OMAP4_RM_DUCATI_DUCATI_CONTEXT_OFFSET,
|
|
||||||
.modulemode = MODULEMODE_HWCTRL,
|
|
||||||
},
|
|
||||||
},
|
|
||||||
};
|
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* 'iss' class
|
* 'iss' class
|
||||||
* external images sensor pixel data processor
|
* external images sensor pixel data processor
|
||||||
@@ -967,14 +903,6 @@ static struct omap_hwmod_ocp_if omap44xx_ocp_wp_noc__l3_instr = {
|
|||||||
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
||||||
};
|
};
|
||||||
|
|
||||||
/* dsp -> l3_main_1 */
|
|
||||||
static struct omap_hwmod_ocp_if omap44xx_dsp__l3_main_1 = {
|
|
||||||
.master = &omap44xx_dsp_hwmod,
|
|
||||||
.slave = &omap44xx_l3_main_1_hwmod,
|
|
||||||
.clk = "l3_div_ck",
|
|
||||||
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
||||||
};
|
|
||||||
|
|
||||||
/* l3_main_2 -> l3_main_1 */
|
/* l3_main_2 -> l3_main_1 */
|
||||||
static struct omap_hwmod_ocp_if omap44xx_l3_main_2__l3_main_1 = {
|
static struct omap_hwmod_ocp_if omap44xx_l3_main_2__l3_main_1 = {
|
||||||
.master = &omap44xx_l3_main_2_hwmod,
|
.master = &omap44xx_l3_main_2_hwmod,
|
||||||
@@ -1007,14 +935,6 @@ static struct omap_hwmod_ocp_if omap44xx_debugss__l3_main_2 = {
|
|||||||
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
||||||
};
|
};
|
||||||
|
|
||||||
/* ipu -> l3_main_2 */
|
|
||||||
static struct omap_hwmod_ocp_if omap44xx_ipu__l3_main_2 = {
|
|
||||||
.master = &omap44xx_ipu_hwmod,
|
|
||||||
.slave = &omap44xx_l3_main_2_hwmod,
|
|
||||||
.clk = "l3_div_ck",
|
|
||||||
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
||||||
};
|
|
||||||
|
|
||||||
/* iss -> l3_main_2 */
|
/* iss -> l3_main_2 */
|
||||||
static struct omap_hwmod_ocp_if omap44xx_iss__l3_main_2 = {
|
static struct omap_hwmod_ocp_if omap44xx_iss__l3_main_2 = {
|
||||||
.master = &omap44xx_iss_hwmod,
|
.master = &omap44xx_iss_hwmod,
|
||||||
@@ -1087,14 +1007,6 @@ static struct omap_hwmod_ocp_if omap44xx_l4_cfg__l3_main_3 = {
|
|||||||
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
||||||
};
|
};
|
||||||
|
|
||||||
/* dsp -> l4_abe */
|
|
||||||
static struct omap_hwmod_ocp_if omap44xx_dsp__l4_abe = {
|
|
||||||
.master = &omap44xx_dsp_hwmod,
|
|
||||||
.slave = &omap44xx_l4_abe_hwmod,
|
|
||||||
.clk = "ocp_abe_iclk",
|
|
||||||
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
||||||
};
|
|
||||||
|
|
||||||
/* l3_main_1 -> l4_abe */
|
/* l3_main_1 -> l4_abe */
|
||||||
static struct omap_hwmod_ocp_if omap44xx_l3_main_1__l4_abe = {
|
static struct omap_hwmod_ocp_if omap44xx_l3_main_1__l4_abe = {
|
||||||
.master = &omap44xx_l3_main_1_hwmod,
|
.master = &omap44xx_l3_main_1_hwmod,
|
||||||
@@ -1199,30 +1111,6 @@ static struct omap_hwmod_ocp_if omap44xx_l3_instr__debugss = {
|
|||||||
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
||||||
};
|
};
|
||||||
|
|
||||||
/* dsp -> iva */
|
|
||||||
static struct omap_hwmod_ocp_if omap44xx_dsp__iva = {
|
|
||||||
.master = &omap44xx_dsp_hwmod,
|
|
||||||
.slave = &omap44xx_iva_hwmod,
|
|
||||||
.clk = "dpll_iva_m5x2_ck",
|
|
||||||
.user = OCP_USER_DSP,
|
|
||||||
};
|
|
||||||
|
|
||||||
/* dsp -> sl2if */
|
|
||||||
static struct omap_hwmod_ocp_if __maybe_unused omap44xx_dsp__sl2if = {
|
|
||||||
.master = &omap44xx_dsp_hwmod,
|
|
||||||
.slave = &omap44xx_sl2if_hwmod,
|
|
||||||
.clk = "dpll_iva_m5x2_ck",
|
|
||||||
.user = OCP_USER_DSP,
|
|
||||||
};
|
|
||||||
|
|
||||||
/* l4_cfg -> dsp */
|
|
||||||
static struct omap_hwmod_ocp_if omap44xx_l4_cfg__dsp = {
|
|
||||||
.master = &omap44xx_l4_cfg_hwmod,
|
|
||||||
.slave = &omap44xx_dsp_hwmod,
|
|
||||||
.clk = "l4_div_ck",
|
|
||||||
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
||||||
};
|
|
||||||
|
|
||||||
/* l3_main_2 -> gpmc */
|
/* l3_main_2 -> gpmc */
|
||||||
static struct omap_hwmod_ocp_if omap44xx_l3_main_2__gpmc = {
|
static struct omap_hwmod_ocp_if omap44xx_l3_main_2__gpmc = {
|
||||||
.master = &omap44xx_l3_main_2_hwmod,
|
.master = &omap44xx_l3_main_2_hwmod,
|
||||||
@@ -1231,14 +1119,6 @@ static struct omap_hwmod_ocp_if omap44xx_l3_main_2__gpmc = {
|
|||||||
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
||||||
};
|
};
|
||||||
|
|
||||||
/* l3_main_2 -> ipu */
|
|
||||||
static struct omap_hwmod_ocp_if omap44xx_l3_main_2__ipu = {
|
|
||||||
.master = &omap44xx_l3_main_2_hwmod,
|
|
||||||
.slave = &omap44xx_ipu_hwmod,
|
|
||||||
.clk = "l3_div_ck",
|
|
||||||
.user = OCP_USER_MPU | OCP_USER_SDMA,
|
|
||||||
};
|
|
||||||
|
|
||||||
/* l3_main_2 -> iss */
|
/* l3_main_2 -> iss */
|
||||||
static struct omap_hwmod_ocp_if omap44xx_l3_main_2__iss = {
|
static struct omap_hwmod_ocp_if omap44xx_l3_main_2__iss = {
|
||||||
.master = &omap44xx_l3_main_2_hwmod,
|
.master = &omap44xx_l3_main_2_hwmod,
|
||||||
@@ -1373,12 +1253,10 @@ static struct omap_hwmod_ocp_if *omap44xx_hwmod_ocp_ifs[] __initdata = {
|
|||||||
&omap44xx_iva__l3_instr,
|
&omap44xx_iva__l3_instr,
|
||||||
&omap44xx_l3_main_3__l3_instr,
|
&omap44xx_l3_main_3__l3_instr,
|
||||||
&omap44xx_ocp_wp_noc__l3_instr,
|
&omap44xx_ocp_wp_noc__l3_instr,
|
||||||
&omap44xx_dsp__l3_main_1,
|
|
||||||
&omap44xx_l3_main_2__l3_main_1,
|
&omap44xx_l3_main_2__l3_main_1,
|
||||||
&omap44xx_l4_cfg__l3_main_1,
|
&omap44xx_l4_cfg__l3_main_1,
|
||||||
&omap44xx_mpu__l3_main_1,
|
&omap44xx_mpu__l3_main_1,
|
||||||
&omap44xx_debugss__l3_main_2,
|
&omap44xx_debugss__l3_main_2,
|
||||||
&omap44xx_ipu__l3_main_2,
|
|
||||||
&omap44xx_iss__l3_main_2,
|
&omap44xx_iss__l3_main_2,
|
||||||
&omap44xx_iva__l3_main_2,
|
&omap44xx_iva__l3_main_2,
|
||||||
&omap44xx_l3_main_1__l3_main_2,
|
&omap44xx_l3_main_1__l3_main_2,
|
||||||
@@ -1388,7 +1266,6 @@ static struct omap_hwmod_ocp_if *omap44xx_hwmod_ocp_ifs[] __initdata = {
|
|||||||
&omap44xx_l3_main_1__l3_main_3,
|
&omap44xx_l3_main_1__l3_main_3,
|
||||||
&omap44xx_l3_main_2__l3_main_3,
|
&omap44xx_l3_main_2__l3_main_3,
|
||||||
&omap44xx_l4_cfg__l3_main_3,
|
&omap44xx_l4_cfg__l3_main_3,
|
||||||
&omap44xx_dsp__l4_abe,
|
|
||||||
&omap44xx_l3_main_1__l4_abe,
|
&omap44xx_l3_main_1__l4_abe,
|
||||||
&omap44xx_mpu__l4_abe,
|
&omap44xx_mpu__l4_abe,
|
||||||
&omap44xx_l3_main_1__l4_cfg,
|
&omap44xx_l3_main_1__l4_cfg,
|
||||||
@@ -1402,11 +1279,7 @@ static struct omap_hwmod_ocp_if *omap44xx_hwmod_ocp_ifs[] __initdata = {
|
|||||||
&omap44xx_l4_wkup__ctrl_module_wkup,
|
&omap44xx_l4_wkup__ctrl_module_wkup,
|
||||||
&omap44xx_l4_wkup__ctrl_module_pad_wkup,
|
&omap44xx_l4_wkup__ctrl_module_pad_wkup,
|
||||||
&omap44xx_l3_instr__debugss,
|
&omap44xx_l3_instr__debugss,
|
||||||
&omap44xx_dsp__iva,
|
|
||||||
/* &omap44xx_dsp__sl2if, */
|
|
||||||
&omap44xx_l4_cfg__dsp,
|
|
||||||
&omap44xx_l3_main_2__gpmc,
|
&omap44xx_l3_main_2__gpmc,
|
||||||
&omap44xx_l3_main_2__ipu,
|
|
||||||
&omap44xx_l3_main_2__iss,
|
&omap44xx_l3_main_2__iss,
|
||||||
/* &omap44xx_iva__sl2if, */
|
/* &omap44xx_iva__sl2if, */
|
||||||
&omap44xx_l3_main_2__iva,
|
&omap44xx_l3_main_2__iva,
|
||||||
|
Reference in New Issue
Block a user