ASoC: mediatek: mt8192: fix register configuration for tdm
For DSP_A, data is a BCK cycle behind LRCK trigger edge. For DSP_B, this delay doesn't exist. Fix the delay configuration to match the standard. Fixes: 52fcd65414abfc ("ASoC: mediatek: mt8192: support tdm in platform driver") Signed-off-by: Hsin-Te Yuan <yuanhsinte@chromium.org> Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com> Reviewed-by: Chen-Yu Tsai <wenst@chromium.org> Link: https://lore.kernel.org/r/20240509-8192-tdm-v1-1-530b54645763@chromium.org Signed-off-by: Mark Brown <broonie@kernel.org>
This commit is contained in:
parent
6490bec6d5
commit
a85ed162f0
@ -566,10 +566,10 @@ static int mtk_dai_tdm_hw_params(struct snd_pcm_substream *substream,
|
||||
tdm_con |= 1 << DELAY_DATA_SFT;
|
||||
tdm_con |= get_tdm_lrck_width(format) << LRCK_TDM_WIDTH_SFT;
|
||||
} else if (tdm_priv->tdm_out_mode == TDM_OUT_DSP_A) {
|
||||
tdm_con |= 0 << DELAY_DATA_SFT;
|
||||
tdm_con |= 1 << DELAY_DATA_SFT;
|
||||
tdm_con |= 0 << LRCK_TDM_WIDTH_SFT;
|
||||
} else if (tdm_priv->tdm_out_mode == TDM_OUT_DSP_B) {
|
||||
tdm_con |= 1 << DELAY_DATA_SFT;
|
||||
tdm_con |= 0 << DELAY_DATA_SFT;
|
||||
tdm_con |= 0 << LRCK_TDM_WIDTH_SFT;
|
||||
}
|
||||
|
||||
|
Loading…
x
Reference in New Issue
Block a user