ARM: dts: qcom: sdx55: Fix the IRQ trigger type for UART
The trigger type should be LEVEL_HIGH. So fix it! Signed-off-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org> Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org> Link: https://lore.kernel.org/r/20220530080842.37024-2-manivannan.sadhasivam@linaro.org
This commit is contained in:
parent
ab1489017a
commit
ae500b351a
@ -206,7 +206,7 @@
|
||||
blsp1_uart3: serial@831000 {
|
||||
compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
|
||||
reg = <0x00831000 0x200>;
|
||||
interrupts = <GIC_SPI 26 IRQ_TYPE_LEVEL_LOW>;
|
||||
interrupts = <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>;
|
||||
clocks = <&gcc 30>,
|
||||
<&gcc 9>;
|
||||
clock-names = "core", "iface";
|
||||
|
Loading…
x
Reference in New Issue
Block a user