iv/linux
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

dt-bindings: Clock binding for ASPEED SoCs

Browse Source 
This tag is required for the ARM SoC and clk trees in the 4.16 merge
 window. It contains the clock binding header that is used by the ASPEED
 clk driver and the device trees.
 -----BEGIN PGP SIGNATURE-----
 
 iQIcBAABCAAGBQJaPG/NAAoJEGt2WQeBR3Ce37wP/3exHj4+EwsopXd0s+c3kxYg
 YZFlKkCPfBM36CW+jyfIqXIMumfP1Ad0StGoKKruq2an40AdIwblKpjecRnEY3Lq
 saFG/qSBunaW/vd+mTzlMxbQ6s0/37IZljTlyqFaA3yKOS5tbeNbCJDH/ptmAdY5
 qvfhPjTq3VbOGvL7sShCuiS+yUmQy4klcpj2bLs7Um3ao0/5MgA7ZkzhBwDjR30K
 lkk7RAhKJ4EZrou9QY5ExHky3T19OPqXHBKdf6BU/6PP3nA/Rp5BDOwu5NiWx+B3
 0qoURJJdKEYe29gO/mjkcFjxS46JH9m27fajZ9DyJkh8fZ9h2yhMRSbIK7W+p0ul
 XyRwMOZFkf3J19mUFvTNclIpWl8Sx8ygogQhpeApe1sSw+wQKFiygdeGF67kImHR
 ilVOgAxRnRSXR0Hguqq25MGQhE3QhACspENrxkvqLz1NbhR3+3NVo/7M7Gti6J6b
 4Mww6dmqqcXd3GFh7cbWg705OIuidxVsjw3G/ythcT037gHVIQS/nJQzIucsRKeA
 wuJ72q67Ip9+4SixGLkucU+3xkYwqua4bnOJTpWNFrHhsNWwwBstMphUeLzjt2i5
 TVOsIumJMT6V9HtadnhCRnfFcR20YjVJnbzpORzRk5qrUAdNfmZ8fx1uZCQuGL7d
 YUoTlw06LEtRx5Lyfz9i
 =z4vq
 -----END PGP SIGNATURE-----

Merge tag 'aspeed-4.16-clk-binding' of git://git.kernel.org/pub/scm/linux/kernel/git/joel/aspeed into HEAD

dt-bindings: Clock binding for ASPEED SoCs

This tag is required for the ARM SoC and clk trees in the 4.16 merge
window. It contains the clock binding header that is used by the ASPEED
clk driver and the device trees.

* tag 'aspeed-4.16-clk-binding' of git://git.kernel.org/pub/scm/linux/kernel/git/joel/aspeed:
  dt-bindings: clock: Add ASPEED constants
This commit is contained in:
Stephen Boyd 2018-01-02 17:38:33 -08:00
commit ae50ff7b6d
1 changed files with 52 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

52
include/dt-bindings/clock/aspeed-clock.h Normal file
View File

@ -0,0 +1,52 @@
/* SPDX-License-Identifier: (GPL-2.0+ OR MIT) */
#ifndef DT_BINDINGS_ASPEED_CLOCK_H
#define DT_BINDINGS_ASPEED_CLOCK_H
#define ASPEED_CLK_GATE_ECLK 0
#define ASPEED_CLK_GATE_GCLK 1
#define ASPEED_CLK_GATE_MCLK 2
#define ASPEED_CLK_GATE_VCLK 3
#define ASPEED_CLK_GATE_BCLK 4
#define ASPEED_CLK_GATE_DCLK 5
#define ASPEED_CLK_GATE_REFCLK 6
#define ASPEED_CLK_GATE_USBPORT2CLK 7
#define ASPEED_CLK_GATE_LCLK 8
#define ASPEED_CLK_GATE_USBUHCICLK 9
#define ASPEED_CLK_GATE_D1CLK 10
#define ASPEED_CLK_GATE_YCLK 11
#define ASPEED_CLK_GATE_USBPORT1CLK 12
#define ASPEED_CLK_GATE_UART1CLK 13
#define ASPEED_CLK_GATE_UART2CLK 14
#define ASPEED_CLK_GATE_UART5CLK 15
#define ASPEED_CLK_GATE_ESPICLK 16
#define ASPEED_CLK_GATE_MAC1CLK 17
#define ASPEED_CLK_GATE_MAC2CLK 18
#define ASPEED_CLK_GATE_RSACLK 19
#define ASPEED_CLK_GATE_UART3CLK 20
#define ASPEED_CLK_GATE_UART4CLK 21
#define ASPEED_CLK_GATE_SDCLKCLK 22
#define ASPEED_CLK_GATE_LHCCLK 23
#define ASPEED_CLK_HPLL 24
#define ASPEED_CLK_AHB 25
#define ASPEED_CLK_APB 26
#define ASPEED_CLK_UART 27
#define ASPEED_CLK_SDIO 28
#define ASPEED_CLK_ECLK 29
#define ASPEED_CLK_ECLK_MUX 30
#define ASPEED_CLK_LHCLK 31
#define ASPEED_CLK_MAC 32
#define ASPEED_CLK_BCLK 33
#define ASPEED_CLK_MPLL 34
#define ASPEED_RESET_XDMA 0
#define ASPEED_RESET_MCTP 1
#define ASPEED_RESET_ADC 2
#define ASPEED_RESET_JTAG_MASTER 3
#define ASPEED_RESET_MIC 4
#define ASPEED_RESET_PWM 5
#define ASPEED_RESET_PCIVGA 6
#define ASPEED_RESET_I2C 7
#define ASPEED_RESET_AHB 8
#endif