ARM: mstar: Add infinity2m support
The infinity2m series of chips are like the other Mstar/Sigmastar chips in that they have a Cortex A7 system with DDR memory integrated in a single package. The infinity2m chips are intended for recording the incoming streams from IP cameras. So instead of video encoders they have video decoders, instead of a camera interface they have display hardware and so on. Aside from the above points the big difference about these chips is that they include a second Cortex A7 core. Signed-off-by: Daniel Palmer <daniel@0x0f.com> Link: https://lore.kernel.org/r/20201201134330.3037007-5-daniel@0x0f.com' Signed-off-by: Arnd Bergmann <arnd@arndb.de>
This commit is contained in:
parent
8c50a8b359
commit
ba2290b1b7
15
arch/arm/boot/dts/mstar-infinity2m.dtsi
Normal file
15
arch/arm/boot/dts/mstar-infinity2m.dtsi
Normal file
@ -0,0 +1,15 @@
|
||||
// SPDX-License-Identifier: GPL-2.0-or-later
|
||||
/*
|
||||
* Copyright (c) 2020 thingy.jp.
|
||||
* Author: Daniel Palmer <daniel@thingy.jp>
|
||||
*/
|
||||
|
||||
#include "mstar-infinity.dtsi"
|
||||
|
||||
&cpus {
|
||||
cpu1: cpu@1 {
|
||||
device_type = "cpu";
|
||||
compatible = "arm,cortex-a7";
|
||||
reg = <0x1>;
|
||||
};
|
||||
};
|
@ -12,7 +12,7 @@
|
||||
#size-cells = <1>;
|
||||
interrupt-parent = <&gic>;
|
||||
|
||||
cpus {
|
||||
cpus: cpus {
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
|
@ -35,6 +35,7 @@ static void __iomem *l3bridge;
|
||||
|
||||
static const char * const mstarv7_board_dt_compat[] __initconst = {
|
||||
"mstar,infinity",
|
||||
"mstar,infinity2m",
|
||||
"mstar,infinity3",
|
||||
"mstar,mercury5",
|
||||
NULL,
|
||||
|
Loading…
Reference in New Issue
Block a user