drm/amdgpu: Update total channel number for umc v8_10
Update total channel number for umc v8_10. Signed-off-by: Candice Li <candice.li@amd.com> Reviewed-by: Hawking Zhang <Hawking.Zhang@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
parent
4506f0bc15
commit
bcd9a5f8b9
@ -1515,6 +1515,7 @@ static int amdgpu_discovery_get_mall_info(struct amdgpu_device *adev)
|
|||||||
mall_size += mall_size_per_umc;
|
mall_size += mall_size_per_umc;
|
||||||
}
|
}
|
||||||
adev->gmc.mall_size = mall_size;
|
adev->gmc.mall_size = mall_size;
|
||||||
|
adev->gmc.m_half_use = half_use;
|
||||||
break;
|
break;
|
||||||
default:
|
default:
|
||||||
dev_err(adev->dev,
|
dev_err(adev->dev,
|
||||||
|
@ -301,6 +301,8 @@ struct amdgpu_gmc {
|
|||||||
|
|
||||||
/* MALL size */
|
/* MALL size */
|
||||||
u64 mall_size;
|
u64 mall_size;
|
||||||
|
uint32_t m_half_use;
|
||||||
|
|
||||||
/* number of UMC instances */
|
/* number of UMC instances */
|
||||||
int num_umc;
|
int num_umc;
|
||||||
/* mode2 save restore */
|
/* mode2 save restore */
|
||||||
|
@ -33,7 +33,8 @@
|
|||||||
|
|
||||||
/* Total channel instances for all available umc nodes */
|
/* Total channel instances for all available umc nodes */
|
||||||
#define UMC_V8_10_TOTAL_CHANNEL_NUM(adev) \
|
#define UMC_V8_10_TOTAL_CHANNEL_NUM(adev) \
|
||||||
(UMC_V8_10_CHANNEL_INSTANCE_NUM * UMC_V8_10_UMC_INSTANCE_NUM * (adev)->gmc.num_umc)
|
(UMC_V8_10_CHANNEL_INSTANCE_NUM * UMC_V8_10_UMC_INSTANCE_NUM * \
|
||||||
|
(adev)->gmc.num_umc - hweight32((adev)->gmc.m_half_use) * 2)
|
||||||
|
|
||||||
/* UMC regiser per channel offset */
|
/* UMC regiser per channel offset */
|
||||||
#define UMC_V8_10_PER_CHANNEL_OFFSET 0x400
|
#define UMC_V8_10_PER_CHANNEL_OFFSET 0x400
|
||||||
|
Loading…
x
Reference in New Issue
Block a user