iv/linux
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

misc: pch_phub: Add UART_CLK quirk for Boston platform

Browse Source 
The EG20T has 4 UART blocks. The clock source for the UART block is
configured to receive a clock from an external pin by default.

An internal 25MHz clock in the EG20T can also be used as a clock source
for the clock.

The MIPS based Boston platform ties the external clock pin down and relies
on the internal clock source for the UART to function.

Boston is based on device tree.

Add a quirk to allow Boston to be detected via device tree and set the
correct clock source for UART.

Signed-off-by: Zubair Lutfullah Kakakhel <Zubair.Kakakhel@imgtec.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
This commit is contained in:
Zubair Lutfullah Kakakhel 2016-08-12 12:48:53 +01:00 committed by Greg Kroah-Hartman
parent 549ce8f134
commit bed3d7baba
1 changed files with 11 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
drivers/misc/pch_phub.c
View File

@ -58,6 +58,7 @@
/* CM-iTC */ /* CM-iTC */
#define CLKCFG_UART_48MHZ (1 << 16) #define CLKCFG_UART_48MHZ (1 << 16)
#define CLKCFG_UART_25MHZ (2 << 16)
#define CLKCFG_BAUDDIV (2 << 20) #define CLKCFG_BAUDDIV (2 << 20)
#define CLKCFG_PLL2VCO (8 << 9) #define CLKCFG_PLL2VCO (8 << 9)
#define CLKCFG_UARTCLKSEL (1 << 18) #define CLKCFG_UARTCLKSEL (1 << 18)
@ -748,6 +749,16 @@ static int pch_phub_probe(struct pci_dev *pdev,
iowrite32(0x25, chip->pch_phub_base_address + 0x44); iowrite32(0x25, chip->pch_phub_base_address + 0x44);
chip->pch_opt_rom_start_address = PCH_PHUB_ROM_START_ADDR_EG20T; chip->pch_opt_rom_start_address = PCH_PHUB_ROM_START_ADDR_EG20T;
chip->pch_mac_start_address = PCH_PHUB_MAC_START_ADDR_EG20T; chip->pch_mac_start_address = PCH_PHUB_MAC_START_ADDR_EG20T;
/* quirk for MIPS Boston platform */
if (pdev->dev.of_node) {
if (of_machine_is_compatible("img,boston")) {
pch_phub_read_modify_write_reg(chip,
(unsigned int)CLKCFG_REG_OFFSET,
CLKCFG_UART_25MHZ,
CLKCFG_UART_MASK);
}
}
} else if (id->driver_data == 2) { /* ML7213 IOH */ } else if (id->driver_data == 2) { /* ML7213 IOH */
ret = sysfs_create_bin_file(&pdev->dev.kobj, &pch_bin_attr); ret = sysfs_create_bin_file(&pdev->dev.kobj, &pch_bin_attr);
if (ret) if (ret)