arm64: dts: ti: k3-am642-sk: Add pwm nodes

ecap0 can be configured to use pad ECAP0_IN_APWM_OUT (D18) which has a
signal connected to Pin 1 of J3. Add support for adding this pinmux so
that pwm can be observed on pin 1 of Header J3

Also mark all un-used epwm and ecap pwm nodes as disabled.

Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com>
Signed-off-by: Nishanth Menon <nm@ti.com>
Reviewed-by: Grygorii Strashko <grygorii.strashko@ti.com>
Link: https://lore.kernel.org/r/20210721113625.17299-5-lokeshvutla@ti.com
This commit is contained in:
Lokesh Vutla 2021-07-21 17:06:25 +05:30 committed by Nishanth Menon
parent 8032affdf5
commit c1fa5ac6c2

View File

@ -210,6 +210,12 @@
AM64X_IOPAD(0x0008, PIN_INPUT, 0) /* (N19) OSPI0_DQS */
>;
};
main_ecap0_pins_default: main-ecap0-pins-default {
pinctrl-single,pins = <
AM64X_IOPAD(0x0270, PIN_INPUT, 0) /* (D18) ECAP0_IN_APWM_OUT */
>;
};
};
&mcu_uart0 {
@ -453,3 +459,61 @@
&pcie0_ep {
status = "disabled";
};
&ecap0 {
/* PWM is available on Pin 1 of header J3 */
pinctrl-names = "default";
pinctrl-0 = <&main_ecap0_pins_default>;
};
&ecap1 {
status = "disabled";
};
&ecap2 {
status = "disabled";
};
&epwm0 {
status = "disabled";
};
&epwm1 {
status = "disabled";
};
&epwm2 {
status = "disabled";
};
&epwm3 {
status = "disabled";
};
&epwm4 {
/*
* EPWM4_A, EPWM4_B is available on Pin 32 and 33 on J4 (RPi hat)
* But RPi Hat will be used for other use cases, so marking epwm4 as disabled.
*/
status = "disabled";
};
&epwm5 {
/*
* EPWM5_A, EPWM5_B is available on Pin 29 and 31 on J4 (RPi hat)
* But RPi Hat will be used for other use cases, so marking epwm5 as disabled.
*/
status = "disabled";
};
&epwm6 {
status = "disabled";
};
&epwm7 {
status = "disabled";
};
&epwm8 {
status = "disabled";
};