clk: sunxi-ng: r40: Allow setting parent rate for external clock outputs
One of the uses of the external clock outputs is to provide a stable 32768 Hz clock signal to WiFi and Bluetooth chips. On the R40, the RTC has an internal RC oscillator that is muxed with the external crystal. Allow setting the parent rate for the external clock outputs so that requests for 32768 Hz get passed to the RTC's clock driver to mux in the external crystal if it isn't already muxed correctly. Fixes: cd030a78f7aa ("clk: sunxi-ng: support R40 SoC") Fixes: 01a7ea763fc4 ("clk: sunxi-ng: r40: Force LOSC parent to RTC LOSC output") Cc: <stable@kernel.org> Signed-off-by: Chen-Yu Tsai <wens@csie.org> Signed-off-by: Maxime Ripard <maxime@cerno.tech>
This commit is contained in:
parent
4ff40d140e
commit
c7b305267e
@ -761,7 +761,8 @@ static struct ccu_mp outa_clk = {
|
||||
.reg = 0x1f0,
|
||||
.features = CCU_FEATURE_FIXED_PREDIV,
|
||||
.hw.init = CLK_HW_INIT_PARENTS("outa", out_parents,
|
||||
&ccu_mp_ops, 0),
|
||||
&ccu_mp_ops,
|
||||
CLK_SET_RATE_PARENT),
|
||||
}
|
||||
};
|
||||
|
||||
@ -779,7 +780,8 @@ static struct ccu_mp outb_clk = {
|
||||
.reg = 0x1f4,
|
||||
.features = CCU_FEATURE_FIXED_PREDIV,
|
||||
.hw.init = CLK_HW_INIT_PARENTS("outb", out_parents,
|
||||
&ccu_mp_ops, 0),
|
||||
&ccu_mp_ops,
|
||||
CLK_SET_RATE_PARENT),
|
||||
}
|
||||
};
|
||||
|
||||
|
Loading…
x
Reference in New Issue
Block a user