ASoC: nau8824: leave Class D gain at chip default

Remove initial configuration of Class D gain for 1R and 2L.
Leave them at the chip default.

Signed-off-by: John Hsu <KCHSU0@nuvoton.com>
Signed-off-by: John Hsu <supercraig0719@gmail.com>
Signed-off-by: Mark Brown <broonie@kernel.org>
This commit is contained in:
John Hsu 2017-04-27 11:22:50 +08:00 committed by Mark Brown
parent 25535f7e0b
commit c869ce5aaf

View File

@ -1626,12 +1626,6 @@ static void nau8824_init_regs(struct nau8824 *nau8824)
regmap_update_bits(regmap, NAU8824_REG_DAC_FILTER_CTRL_1,
NAU8824_DAC_CICCLP_OFF | NAU8824_DAC_OVERSAMPLE_MASK,
NAU8824_DAC_CICCLP_OFF | NAU8824_DAC_OVERSAMPLE_64);
/* Class D gain 9db for 1R and 2L */
regmap_update_bits(regmap, NAU8824_REG_CLASSD_GAIN_1,
NAU8824_CLASSD_GAIN_1R_MASK,
(0xa << NAU8824_CLASSD_GAIN_1R_SFT));
regmap_update_bits(regmap, NAU8824_REG_CLASSD_GAIN_2,
NAU8824_CLASSD_GAIN_2L_MASK, 0xa);
/* DAC clock delay 2ns, VREF */
regmap_update_bits(regmap, NAU8824_REG_RDAC,
NAU8824_RDAC_CLK_DELAY_MASK | NAU8824_RDAC_VREF_MASK,