drm/amdgpu: add PTE defines for MTYPE
New on SOC-15 asics. Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
parent
cef105f7dc
commit
ca02061c7a
@ -67,6 +67,10 @@ struct amdgpu_bo_list_entry;
|
||||
|
||||
#define AMDGPU_PTE_PRT (1ULL << 63)
|
||||
|
||||
/* VEGA10 only */
|
||||
#define AMDGPU_PTE_MTYPE(a) ((uint64_t)a << 57)
|
||||
#define AMDGPU_PTE_MTYPE_MASK AMDGPU_PTE_MTYPE(3ULL)
|
||||
|
||||
/* How to programm VM fault handling */
|
||||
#define AMDGPU_VM_FAULT_STOP_NEVER 0
|
||||
#define AMDGPU_VM_FAULT_STOP_FIRST 1
|
||||
|
Loading…
x
Reference in New Issue
Block a user