ARM: qcom_defconfig: Enable DWC3 controller and PHYs
Enable DWC3 controller, QMP PHY and SNPS HS PHY for using with platforms like SDX55. Signed-off-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org> Link: https://lore.kernel.org/r/20210118053853.56224-8-manivannan.sadhasivam@linaro.org Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
This commit is contained in:
parent
ea07e8a9c3
commit
ca61452bd7
@ -196,6 +196,7 @@ CONFIG_USB_CONFIGFS_ECM=y
|
||||
CONFIG_USB_CONFIGFS_F_FS=y
|
||||
CONFIG_USB_ULPI_BUS=y
|
||||
CONFIG_USB_ETH=m
|
||||
CONFIG_USB_DWC3=y
|
||||
CONFIG_MMC=y
|
||||
CONFIG_MMC_BLOCK_MINORS=32
|
||||
CONFIG_MMC_ARMMMCI=y
|
||||
@ -263,6 +264,8 @@ CONFIG_PHY_QCOM_APQ8064_SATA=y
|
||||
CONFIG_PHY_QCOM_IPQ806X_SATA=y
|
||||
CONFIG_PHY_QCOM_USB_HS=y
|
||||
CONFIG_PHY_QCOM_USB_HSIC=y
|
||||
CONFIG_PHY_QCOM_QMP=y
|
||||
CONFIG_PHY_QCOM_USB_SNPS_FEMTO_V2=y
|
||||
CONFIG_QCOM_QFPROM=y
|
||||
CONFIG_INTERCONNECT=y
|
||||
CONFIG_INTERCONNECT_QCOM=y
|
||||
|
Loading…
Reference in New Issue
Block a user