arm64: Add ID_DFR0_EL1.PerfMon values for PMUv3p7 and IMP_DEF
Align the ID_DFR0_EL1.PerfMon values with ID_AA64DFR0_EL1.PMUver. Reviewed-by: Oliver Upton <oliver.upton@linux.dev> Signed-off-by: Marc Zyngier <maz@kernel.org> Link: https://lore.kernel.org/r/20221113163832.3154370-2-maz@kernel.org
This commit is contained in:
parent
30a0b95b13
commit
d017eeabd5
@ -698,6 +698,8 @@
|
||||
#define ID_DFR0_PERFMON_8_1 0x4
|
||||
#define ID_DFR0_PERFMON_8_4 0x5
|
||||
#define ID_DFR0_PERFMON_8_5 0x6
|
||||
#define ID_DFR0_PERFMON_8_7 0x7
|
||||
#define ID_DFR0_PERFMON_IMP_DEF 0xf
|
||||
|
||||
#define ID_ISAR4_SWP_FRAC_SHIFT 28
|
||||
#define ID_ISAR4_PSR_M_SHIFT 24
|
||||
|
Loading…
x
Reference in New Issue
Block a user