drm/i915: Pass dev_priv to intel_is_dual_link_lvds()
Make things look a bit nicer by passing dev_priv to intel_is_dual_link_lvds(). Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com> Link: https://patchwork.freedesktop.org/patch/msgid/20190318202653.15217-3-ville.syrjala@linux.intel.com Reviewed-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
This commit is contained in:
parent
17be49428a
commit
d2daff2c09
@ -595,7 +595,7 @@ i9xx_select_p2_div(const struct intel_limit *limit,
|
||||
const struct intel_crtc_state *crtc_state,
|
||||
int target)
|
||||
{
|
||||
struct drm_device *dev = crtc_state->base.crtc->dev;
|
||||
struct drm_i915_private *dev_priv = to_i915(crtc_state->base.crtc->dev);
|
||||
|
||||
if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_LVDS)) {
|
||||
/*
|
||||
@ -603,7 +603,7 @@ i9xx_select_p2_div(const struct intel_limit *limit,
|
||||
* We haven't figured out how to reliably set up different
|
||||
* single/dual channel state, if we even can.
|
||||
*/
|
||||
if (intel_is_dual_link_lvds(dev))
|
||||
if (intel_is_dual_link_lvds(dev_priv))
|
||||
return limit->p2.p2_fast;
|
||||
else
|
||||
return limit->p2.p2_slow;
|
||||
@ -6873,8 +6873,7 @@ static void intel_crtc_compute_pixel_rate(struct intel_crtc_state *crtc_state)
|
||||
static int intel_crtc_compute_config(struct intel_crtc *crtc,
|
||||
struct intel_crtc_state *pipe_config)
|
||||
{
|
||||
struct drm_device *dev = crtc->base.dev;
|
||||
struct drm_i915_private *dev_priv = to_i915(dev);
|
||||
struct drm_i915_private *dev_priv = to_i915(crtc->base.dev);
|
||||
const struct drm_display_mode *adjusted_mode = &pipe_config->base.adjusted_mode;
|
||||
int clock_limit = dev_priv->max_dotclk_freq;
|
||||
|
||||
@ -6924,7 +6923,7 @@ static int intel_crtc_compute_config(struct intel_crtc *crtc,
|
||||
}
|
||||
|
||||
if (intel_crtc_has_type(pipe_config, INTEL_OUTPUT_LVDS) &&
|
||||
intel_is_dual_link_lvds(dev)) {
|
||||
intel_is_dual_link_lvds(dev_priv)) {
|
||||
DRM_DEBUG_KMS("Odd pipe source width not supported with dual link LVDS\n");
|
||||
return -EINVAL;
|
||||
}
|
||||
@ -7814,8 +7813,7 @@ static int i8xx_crtc_compute_clock(struct intel_crtc *crtc,
|
||||
static int g4x_crtc_compute_clock(struct intel_crtc *crtc,
|
||||
struct intel_crtc_state *crtc_state)
|
||||
{
|
||||
struct drm_device *dev = crtc->base.dev;
|
||||
struct drm_i915_private *dev_priv = to_i915(dev);
|
||||
struct drm_i915_private *dev_priv = to_i915(crtc->base.dev);
|
||||
const struct intel_limit *limit;
|
||||
int refclk = 96000;
|
||||
|
||||
@ -7828,7 +7826,7 @@ static int g4x_crtc_compute_clock(struct intel_crtc *crtc,
|
||||
DRM_DEBUG_KMS("using SSC reference clock of %d kHz\n", refclk);
|
||||
}
|
||||
|
||||
if (intel_is_dual_link_lvds(dev))
|
||||
if (intel_is_dual_link_lvds(dev_priv))
|
||||
limit = &intel_limits_g4x_dual_channel_lvds;
|
||||
else
|
||||
limit = &intel_limits_g4x_single_channel_lvds;
|
||||
@ -8862,13 +8860,11 @@ static bool ironlake_needs_fb_cb_tune(struct dpll *dpll, int factor)
|
||||
return i9xx_dpll_compute_m(dpll) < factor * dpll->n;
|
||||
}
|
||||
|
||||
static void ironlake_compute_dpll(struct intel_crtc *intel_crtc,
|
||||
static void ironlake_compute_dpll(struct intel_crtc *crtc,
|
||||
struct intel_crtc_state *crtc_state,
|
||||
struct dpll *reduced_clock)
|
||||
{
|
||||
struct drm_crtc *crtc = &intel_crtc->base;
|
||||
struct drm_device *dev = crtc->dev;
|
||||
struct drm_i915_private *dev_priv = to_i915(dev);
|
||||
struct drm_i915_private *dev_priv = to_i915(crtc->base.dev);
|
||||
u32 dpll, fp, fp2;
|
||||
int factor;
|
||||
|
||||
@ -8877,7 +8873,8 @@ static void ironlake_compute_dpll(struct intel_crtc *intel_crtc,
|
||||
if (intel_crtc_has_type(crtc_state, INTEL_OUTPUT_LVDS)) {
|
||||
if ((intel_panel_use_ssc(dev_priv) &&
|
||||
dev_priv->vbt.lvds_ssc_freq == 100000) ||
|
||||
(HAS_PCH_IBX(dev_priv) && intel_is_dual_link_lvds(dev)))
|
||||
(HAS_PCH_IBX(dev_priv) &&
|
||||
intel_is_dual_link_lvds(dev_priv)))
|
||||
factor = 25;
|
||||
} else if (crtc_state->sdvo_tv_clock) {
|
||||
factor = 20;
|
||||
@ -8968,8 +8965,7 @@ static void ironlake_compute_dpll(struct intel_crtc *intel_crtc,
|
||||
static int ironlake_crtc_compute_clock(struct intel_crtc *crtc,
|
||||
struct intel_crtc_state *crtc_state)
|
||||
{
|
||||
struct drm_device *dev = crtc->base.dev;
|
||||
struct drm_i915_private *dev_priv = to_i915(dev);
|
||||
struct drm_i915_private *dev_priv = to_i915(crtc->base.dev);
|
||||
const struct intel_limit *limit;
|
||||
int refclk = 120000;
|
||||
|
||||
@ -8987,7 +8983,7 @@ static int ironlake_crtc_compute_clock(struct intel_crtc *crtc,
|
||||
refclk = dev_priv->vbt.lvds_ssc_freq;
|
||||
}
|
||||
|
||||
if (intel_is_dual_link_lvds(dev)) {
|
||||
if (intel_is_dual_link_lvds(dev_priv)) {
|
||||
if (refclk == 100000)
|
||||
limit = &intel_limits_ironlake_dual_lvds_100m;
|
||||
else
|
||||
|
@ -2117,7 +2117,7 @@ bool intel_lvds_port_enabled(struct drm_i915_private *dev_priv,
|
||||
i915_reg_t lvds_reg, enum pipe *pipe);
|
||||
void intel_lvds_init(struct drm_i915_private *dev_priv);
|
||||
struct intel_encoder *intel_get_lvds_encoder(struct drm_i915_private *dev_priv);
|
||||
bool intel_is_dual_link_lvds(struct drm_device *dev);
|
||||
bool intel_is_dual_link_lvds(struct drm_i915_private *dev_priv);
|
||||
|
||||
/* intel_overlay.c */
|
||||
void intel_overlay_setup(struct drm_i915_private *dev_priv);
|
||||
|
@ -754,9 +754,9 @@ struct intel_encoder *intel_get_lvds_encoder(struct drm_i915_private *dev_priv)
|
||||
return NULL;
|
||||
}
|
||||
|
||||
bool intel_is_dual_link_lvds(struct drm_device *dev)
|
||||
bool intel_is_dual_link_lvds(struct drm_i915_private *dev_priv)
|
||||
{
|
||||
struct intel_encoder *encoder = intel_get_lvds_encoder(to_i915(dev));
|
||||
struct intel_encoder *encoder = intel_get_lvds_encoder(dev_priv);
|
||||
|
||||
return encoder && to_lvds_encoder(&encoder->base)->is_dual_link;
|
||||
}
|
||||
|
Loading…
x
Reference in New Issue
Block a user