ARM: dts: qcom: Add idle states device nodes for 8974/8074

Add ARM common idle states device bindings for cpuidle support for APQ
8974/8074.

Support Standalone power collapse (SPC) idle state (power down that does
not affect any SoC idle states) for each cpu.

Signed-off-by: Lina Iyer <lina.iyer@linaro.org>
Signed-off-by: Kumar Gala <galak@codeaurora.org>
Signed-off-by: Olof Johansson <olof@lixom.net>
This commit is contained in:
Lina Iyer 2015-03-25 14:25:33 -06:00 committed by Olof Johansson
parent 9fc23ce3bf
commit d596d620d8

View File

@ -22,6 +22,7 @@
next-level-cache = <&L2>; next-level-cache = <&L2>;
qcom,acc = <&acc0>; qcom,acc = <&acc0>;
qcom,saw = <&saw0>; qcom,saw = <&saw0>;
cpu-idle-states = <&CPU_SPC>;
}; };
cpu@1 { cpu@1 {
@ -32,6 +33,7 @@
next-level-cache = <&L2>; next-level-cache = <&L2>;
qcom,acc = <&acc1>; qcom,acc = <&acc1>;
qcom,saw = <&saw1>; qcom,saw = <&saw1>;
cpu-idle-states = <&CPU_SPC>;
}; };
cpu@2 { cpu@2 {
@ -42,6 +44,7 @@
next-level-cache = <&L2>; next-level-cache = <&L2>;
qcom,acc = <&acc2>; qcom,acc = <&acc2>;
qcom,saw = <&saw2>; qcom,saw = <&saw2>;
cpu-idle-states = <&CPU_SPC>;
}; };
cpu@3 { cpu@3 {
@ -52,6 +55,7 @@
next-level-cache = <&L2>; next-level-cache = <&L2>;
qcom,acc = <&acc3>; qcom,acc = <&acc3>;
qcom,saw = <&saw3>; qcom,saw = <&saw3>;
cpu-idle-states = <&CPU_SPC>;
}; };
L2: l2-cache { L2: l2-cache {
@ -59,6 +63,16 @@
cache-level = <2>; cache-level = <2>;
qcom,saw = <&saw_l2>; qcom,saw = <&saw_l2>;
}; };
idle-states {
CPU_SPC: spc {
compatible = "qcom,idle-state-spc",
"arm,idle-state";
entry-latency-us = <150>;
exit-latency-us = <200>;
min-residency-us = <2000>;
};
};
}; };
cpu-pmu { cpu-pmu {