iv/linux
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

docs: Debugging390.txt: convert table to ascii artwork

Browse Source 
The first bit/value table inside the document is very
hard to read and won't fit ReST format. Also, some columns aren't
properly aligned.

Convert it to a nice ascii artwork table with makes it easier to
read as plain text and is compatible with ReST format parser
on Sphinx.

Signed-off-by: Mauro Carvalho Chehab <mchehab+samsung@kernel.org>
Signed-off-by: Heiko Carstens <heiko.carstens@de.ibm.com>
This commit is contained in:
Mauro Carvalho Chehab 2019-06-08 23:27:15 -03:00 committed by Heiko Carstens
parent 04310324c6
commit dc3988f40f
1 changed files with 120 additions and 90 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

210
Documentation/s390/Debugging390.txt
View File

@ -78,96 +78,126 @@ e.g. switching address translation off requires that you
have a logical=physical mapping for the address you are
currently running at.
Bit Value
s/390 z/Architecture
0 0 Reserved ( must be 0 ) otherwise specification exception occurs.
1 1 Program Event Recording 1 PER enabled,
PER is used to facilitate debugging e.g. single stepping.
2-4 2-4 Reserved ( must be 0 ).
5 5 Dynamic address translation 1=DAT on.
6 6 Input/Output interrupt Mask
7 7 External interrupt Mask used primarily for interprocessor
signalling and clock interrupts.
8-11 8-11 PSW Key used for complex memory protection mechanism
(not used under linux)
12 12 1 on s/390 0 on z/Architecture
13 13 Machine Check Mask 1=enable machine check interrupts
14 14 Wait State. Set this to 1 to stop the processor except for
interrupts and give time to other LPARS. Used in CPU idle in
the kernel to increase overall usage of processor resources.
15 15 Problem state ( if set to 1 certain instructions are disabled )
all linux user programs run with this bit 1
( useful info for debugging under VM ).
16-17 16-17 Address Space Control
00 Primary Space Mode:
The register CR1 contains the primary address-space control ele-
ment (PASCE), which points to the primary space region/segment
table origin.
01 Access register mode
10 Secondary Space Mode:
The register CR7 contains the secondary address-space control
element (SASCE), which points to the secondary space region or
segment table origin.
11 Home Space Mode:
The register CR13 contains the home space address-space control
element (HASCE), which points to the home space region/segment
table origin.
See "Address Spaces on Linux for s/390 & z/Architecture" below
for more information about address space usage in Linux.
18-19 18-19 Condition codes (CC)
20 20 Fixed point overflow mask if 1=FPU exceptions for this event
occur ( normally 0 )
21 21 Decimal overflow mask if 1=FPU exceptions for this event occur
( normally 0 )
22 22 Exponent underflow mask if 1=FPU exceptions for this event occur
( normally 0 )
23 23 Significance Mask if 1=FPU exceptions for this event occur
( normally 0 )
24-31 24-30 Reserved Must be 0.
31 Extended Addressing Mode
32 Basic Addressing Mode
Used to set addressing mode
PSW 31 PSW 32
0 0 24 bit
0 1 31 bit
1 1 64 bit
32 1=31 bit addressing mode 0=24 bit addressing mode (for backward
compatibility), linux always runs with this bit set to 1
33-64 Instruction address.
33-63 Reserved must be 0
64-127 Address
In 24 bits mode bits 64-103=0 bits 104-127 Address
In 31 bits mode bits 64-96=0 bits 97-127 Address
Note: unlike 31 bit mode on s/390 bit 96 must be zero
when loading the address with LPSWE otherwise a
specification exception occurs, LPSW is fully backward
compatible.
+-------------------------+-------------------------------------------------+
| Bit | |
+--------+----------------+ Value |
| s/390 | z/Architecture | |
+========+================+=================================================+
| 0 | 0 | Reserved (must be 0) otherwise specification |
| | | exception occurs. |
+--------+----------------+-------------------------------------------------+
| 1 | 1 | Program Event Recording 1 PER enabled, |
| | | PER is used to facilitate debugging e.g. |
| | | single stepping. |
+--------+----------------+-------------------------------------------------+
| 2-4 | 2-4 | Reserved (must be 0). |
+--------+----------------+-------------------------------------------------+
| 5 | 5 | Dynamic address translation 1=DAT on. |
+--------+----------------+-------------------------------------------------+
| 6 | 6 | Input/Output interrupt Mask |
+--------+----------------+-------------------------------------------------+
| 7 | 7 | External interrupt Mask used primarily for |
| | | interprocessor signalling and clock interrupts. |
+--------+----------------+-------------------------------------------------+
| 8-11 | 8-11 | PSW Key used for complex memory protection |
| | | mechanism (not used under linux) |
+--------+----------------+-------------------------------------------------+
| 12 | 12 | 1 on s/390 0 on z/Architecture |
+--------+----------------+-------------------------------------------------+
| 13 | 13 | Machine Check Mask 1=enable machine check |
| | | interrupts |
+--------+----------------+-------------------------------------------------+
| 14 | 14 | Wait State. Set this to 1 to stop the processor |
| | | except for interrupts and give time to other |
| | | LPARS. Used in CPU idle in the kernel to |
| | | increase overall usage of processor resources. |
+--------+----------------+-------------------------------------------------+
| 15 | 15 | Problem state (if set to 1 certain instructions |
| | | are disabled). All linux user programs run with |
| | | this bit 1 (useful info for debugging under VM).|
+--------+----------------+-------------------------------------------------+
| 16-17 | 16-17 | Address Space Control |
| | | |
| | | 00 Primary Space Mode: |
| | | |
| | | The register CR1 contains the primary |
| | | address-space control element (PASCE), which |
| | | points to the primary space region/segment |
| | | table origin. |
| | | |
| | | 01 Access register mode |
| | | |
| | | 10 Secondary Space Mode: |
| | | |
| | | The register CR7 contains the secondary |
| | | address-space control element (SASCE), which |
| | | points to the secondary space region or |
| | | segment table origin. |
| | | |
| | | 11 Home Space Mode: |
| | | |
| | | The register CR13 contains the home space |
| | | address-space control element (HASCE), which |
| | | points to the home space region/segment |
| | | table origin. |
| | | |
| | | See "Address Spaces on Linux for s/390 & |
| | | z/Architecture" below for more information |
| | | about address space usage in Linux. |
+--------+----------------+-------------------------------------------------+
| 18-19 | 18-19 | Condition codes (CC) |
+--------+----------------+-------------------------------------------------+
| 20 | 20 | Fixed point overflow mask if 1=FPU exceptions |
| | | for this event occur (normally 0) |
+--------+----------------+-------------------------------------------------+
| 21 | 21 | Decimal overflow mask if 1=FPU exceptions for |
| | | this event occur (normally 0) |
+--------+----------------+-------------------------------------------------+
| 22 | 22 | Exponent underflow mask if 1=FPU exceptions |
| | | for this event occur (normally 0) |
+--------+----------------+-------------------------------------------------+
| 23 | 23 | Significance Mask if 1=FPU exceptions for this |
| | | event occur (normally 0) |
+--------+----------------+-------------------------------------------------+
| 24-31 | 24-30 | Reserved Must be 0. |
| +----------------+-------------------------------------------------+
| | 31 | Extended Addressing Mode |
| +----------------+-------------------------------------------------+
| | 32 | Basic Addressing Mode |
| | | |
| | | Used to set addressing mode |
| | | |
| | | +---------+----------+----------+ |
| | | | PSW 31 | PSW 32 | | |
| | | +---------+----------+----------+ |
| | | | 0 | 0 | 24 bit | |
| | | +---------+----------+----------+ |
| | | | 0 | 1 | 31 bit | |
| | | +---------+----------+----------+ |
| | | | 1 | 1 | 64 bit | |
| | | +---------+----------+----------+ |
+--------+----------------+-------------------------------------------------+
| 32 | | 1=31 bit addressing mode 0=24 bit addressing |
| | | mode (for backward compatibility), linux |
| | | always runs with this bit set to 1 |
+--------+----------------+-------------------------------------------------+
| 33-64 | | Instruction address. |
| +----------------+-------------------------------------------------+
| | 33-63 | Reserved must be 0 |
| +----------------+-------------------------------------------------+
| | 64-127 | Address |
| | | |
| | | - In 24 bits mode bits 64-103=0 bits 104-127 |
| | | Address |
| | | - In 31 bits mode bits 64-96=0 bits 97-127 |
| | | Address |
| | | |
| | | Note: |
| | | unlike 31 bit mode on s/390 bit 96 must be |
| | | zero when loading the address with LPSWE |
| | | otherwise a specification exception occurs, |
| | | LPSW is fully backward compatible. |
+--------+----------------+-------------------------------------------------+
Prefix Page(s)
--------------