drm/amdgpu/sdma5: set sdma clock gating for navi12
add navi12 define Signed-off-by: Xiaojie Yuan <xiaojie.yuan@amd.com> Reviewed-by: Alex Deucher <alexander.deucher@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
parent
5211c37a34
commit
e2f9726ee9
@ -1516,6 +1516,7 @@ static int sdma_v5_0_set_clockgating_state(void *handle,
|
||||
switch (adev->asic_type) {
|
||||
case CHIP_NAVI10:
|
||||
case CHIP_NAVI14:
|
||||
case CHIP_NAVI12:
|
||||
sdma_v5_0_update_medium_grain_clock_gating(adev,
|
||||
state == AMD_CG_STATE_GATE ? true : false);
|
||||
sdma_v5_0_update_medium_grain_light_sleep(adev,
|
||||
|
Loading…
x
Reference in New Issue
Block a user