iv/linux
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

clk: gcc-sm8350: drop PLL test clock

Browse Source 
There is no user of core_bi_pll_test_se test clock so drop it.

Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Signed-off-by: Bjorn Andersson <andersson@kernel.org>
Link: https://lore.kernel.org/r/20221228140917.118861-3-krzysztof.kozlowski@linaro.org
This commit is contained in:
Krzysztof Kozlowski 2022-12-28 15:09:17 +01:00 committed by Bjorn Andersson
parent 412df0f95a
commit e35b4b9e83
1 changed files with 0 additions and 15 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
drivers/clk/qcom/gcc-sm8350.c
View File

@ -22,7 +22,6 @@
enum { enum {
P_BI_TCXO, P_BI_TCXO,
P_CORE_BI_PLL_TEST_SE,
P_GCC_GPLL0_OUT_EVEN, P_GCC_GPLL0_OUT_EVEN,
P_GCC_GPLL0_OUT_MAIN, P_GCC_GPLL0_OUT_MAIN,
P_GCC_GPLL4_OUT_MAIN, P_GCC_GPLL4_OUT_MAIN,
@ -119,14 +118,12 @@ static const struct parent_map gcc_parent_map_0[] = {
{ P_BI_TCXO, 0 }, { P_BI_TCXO, 0 },
{ P_GCC_GPLL0_OUT_MAIN, 1 }, { P_GCC_GPLL0_OUT_MAIN, 1 },
{ P_GCC_GPLL0_OUT_EVEN, 6 }, { P_GCC_GPLL0_OUT_EVEN, 6 },
{ P_CORE_BI_PLL_TEST_SE, 7 },
}; };
static const struct clk_parent_data gcc_parent_data_0[] = { static const struct clk_parent_data gcc_parent_data_0[] = {
{ .fw_name = "bi_tcxo" }, { .fw_name = "bi_tcxo" },
{ .hw = &gcc_gpll0.clkr.hw }, { .hw = &gcc_gpll0.clkr.hw },
{ .hw = &gcc_gpll0_out_even.clkr.hw }, { .hw = &gcc_gpll0_out_even.clkr.hw },
{ .fw_name = "core_bi_pll_test_se" },
}; };
static const struct parent_map gcc_parent_map_1[] = { static const struct parent_map gcc_parent_map_1[] = {
@ -134,7 +131,6 @@ static const struct parent_map gcc_parent_map_1[] = {
{ P_GCC_GPLL0_OUT_MAIN, 1 }, { P_GCC_GPLL0_OUT_MAIN, 1 },
{ P_SLEEP_CLK, 5 }, { P_SLEEP_CLK, 5 },
{ P_GCC_GPLL0_OUT_EVEN, 6 }, { P_GCC_GPLL0_OUT_EVEN, 6 },
{ P_CORE_BI_PLL_TEST_SE, 7 },
}; };
static const struct clk_parent_data gcc_parent_data_1[] = { static const struct clk_parent_data gcc_parent_data_1[] = {
@ -142,29 +138,24 @@ static const struct clk_parent_data gcc_parent_data_1[] = {
{ .hw = &gcc_gpll0.clkr.hw }, { .hw = &gcc_gpll0.clkr.hw },
{ .fw_name = "sleep_clk" }, { .fw_name = "sleep_clk" },
{ .hw = &gcc_gpll0_out_even.clkr.hw }, { .hw = &gcc_gpll0_out_even.clkr.hw },
{ .fw_name = "core_bi_pll_test_se" },
}; };
static const struct parent_map gcc_parent_map_2[] = { static const struct parent_map gcc_parent_map_2[] = {
{ P_BI_TCXO, 0 }, { P_BI_TCXO, 0 },
{ P_SLEEP_CLK, 5 }, { P_SLEEP_CLK, 5 },
{ P_CORE_BI_PLL_TEST_SE, 7 },
}; };
static const struct clk_parent_data gcc_parent_data_2[] = { static const struct clk_parent_data gcc_parent_data_2[] = {
{ .fw_name = "bi_tcxo" }, { .fw_name = "bi_tcxo" },
{ .fw_name = "sleep_clk" }, { .fw_name = "sleep_clk" },
{ .fw_name = "core_bi_pll_test_se" },
}; };
static const struct parent_map gcc_parent_map_3[] = { static const struct parent_map gcc_parent_map_3[] = {
{ P_BI_TCXO, 0 }, { P_BI_TCXO, 0 },
{ P_CORE_BI_PLL_TEST_SE, 7 },
}; };
static const struct clk_parent_data gcc_parent_data_3[] = { static const struct clk_parent_data gcc_parent_data_3[] = {
{ .fw_name = "bi_tcxo" }, { .fw_name = "bi_tcxo" },
{ .fw_name = "core_bi_pll_test_se" },
}; };
static const struct parent_map gcc_parent_map_4[] = { static const struct parent_map gcc_parent_map_4[] = {
@ -193,7 +184,6 @@ static const struct parent_map gcc_parent_map_6[] = {
{ P_GCC_GPLL9_OUT_MAIN, 2 }, { P_GCC_GPLL9_OUT_MAIN, 2 },
{ P_GCC_GPLL4_OUT_MAIN, 5 }, { P_GCC_GPLL4_OUT_MAIN, 5 },
{ P_GCC_GPLL0_OUT_EVEN, 6 }, { P_GCC_GPLL0_OUT_EVEN, 6 },
{ P_CORE_BI_PLL_TEST_SE, 7 },
}; };
static const struct clk_parent_data gcc_parent_data_6[] = { static const struct clk_parent_data gcc_parent_data_6[] = {
@ -202,7 +192,6 @@ static const struct clk_parent_data gcc_parent_data_6[] = {
{ .hw = &gcc_gpll9.clkr.hw }, { .hw = &gcc_gpll9.clkr.hw },
{ .hw = &gcc_gpll4.clkr.hw }, { .hw = &gcc_gpll4.clkr.hw },
{ .hw = &gcc_gpll0_out_even.clkr.hw }, { .hw = &gcc_gpll0_out_even.clkr.hw },
{ .fw_name = "core_bi_pll_test_se" },
}; };
static const struct parent_map gcc_parent_map_7[] = { static const struct parent_map gcc_parent_map_7[] = {
@ -267,25 +256,21 @@ static const struct clk_parent_data gcc_parent_data_12[] = {
static const struct parent_map gcc_parent_map_13[] = { static const struct parent_map gcc_parent_map_13[] = {
{ P_USB3_PHY_WRAPPER_GCC_USB30_PIPE_CLK, 0 }, { P_USB3_PHY_WRAPPER_GCC_USB30_PIPE_CLK, 0 },
{ P_CORE_BI_PLL_TEST_SE, 1 },
{ P_BI_TCXO, 2 }, { P_BI_TCXO, 2 },
}; };
static const struct clk_parent_data gcc_parent_data_13[] = { static const struct clk_parent_data gcc_parent_data_13[] = {
{ .fw_name = "usb3_phy_wrapper_gcc_usb30_pipe_clk" }, { .fw_name = "usb3_phy_wrapper_gcc_usb30_pipe_clk" },
{ .fw_name = "core_bi_pll_test_se" },
{ .fw_name = "bi_tcxo" }, { .fw_name = "bi_tcxo" },
}; };
static const struct parent_map gcc_parent_map_14[] = { static const struct parent_map gcc_parent_map_14[] = {
{ P_USB3_UNI_PHY_SEC_GCC_USB30_PIPE_CLK, 0 }, { P_USB3_UNI_PHY_SEC_GCC_USB30_PIPE_CLK, 0 },
{ P_CORE_BI_PLL_TEST_SE, 1 },
{ P_BI_TCXO, 2 }, { P_BI_TCXO, 2 },
}; };
static const struct clk_parent_data gcc_parent_data_14[] = { static const struct clk_parent_data gcc_parent_data_14[] = {
{ .fw_name = "usb3_uni_phy_sec_gcc_usb30_pipe_clk" }, { .fw_name = "usb3_uni_phy_sec_gcc_usb30_pipe_clk" },
{ .fw_name = "core_bi_pll_test_se" },
{ .fw_name = "bi_tcxo" }, { .fw_name = "bi_tcxo" },
}; };