drm/amd/display: Enable P010 for DCN3x ASICs
[Why + How] Enable P010 for SDR video applications. Reviewed-by: Nicholas Kazlauskas <Nicholas.Kazlauskas@amd.com> Reviewed-by: Bhawanpreet Lakha <Bhawanpreet.Lakha@amd.com> Acked-by: Bhawanpreet Lakha <Bhawanpreet.Lakha@amd.com> Signed-off-by: Stylon Wang <stylon.wang@amd.com> Tested-by: Daniel Wheeler <daniel.wheeler@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
parent
c022375ae0
commit
ebe5ffd8e2
@ -816,7 +816,7 @@ static const struct dc_plane_cap plane_cap = {
|
||||
.argb8888 = true,
|
||||
.nv12 = true,
|
||||
.fp16 = true,
|
||||
.p010 = false,
|
||||
.p010 = true,
|
||||
.ayuv = false,
|
||||
},
|
||||
|
||||
|
@ -656,7 +656,7 @@ static const struct dc_plane_cap plane_cap = {
|
||||
.argb8888 = true,
|
||||
.nv12 = true,
|
||||
.fp16 = true,
|
||||
.p010 = false,
|
||||
.p010 = true,
|
||||
.ayuv = false,
|
||||
},
|
||||
|
||||
|
@ -276,7 +276,7 @@ static const struct dc_plane_cap plane_cap = {
|
||||
.argb8888 = true,
|
||||
.nv12 = true,
|
||||
.fp16 = true,
|
||||
.p010 = false,
|
||||
.p010 = true,
|
||||
.ayuv = false,
|
||||
},
|
||||
.max_upscale_factor = {
|
||||
|
@ -254,7 +254,7 @@ static const struct dc_plane_cap plane_cap = {
|
||||
.argb8888 = true,
|
||||
.nv12 = true,
|
||||
.fp16 = true,
|
||||
.p010 = false,
|
||||
.p010 = true,
|
||||
.ayuv = false,
|
||||
},
|
||||
.max_upscale_factor = {
|
||||
|
@ -968,7 +968,7 @@ static const struct dc_plane_cap plane_cap = {
|
||||
.argb8888 = true,
|
||||
.nv12 = true,
|
||||
.fp16 = true,
|
||||
.p010 = false,
|
||||
.p010 = true,
|
||||
.ayuv = false,
|
||||
},
|
||||
|
||||
|
Loading…
x
Reference in New Issue
Block a user