Renesas DT binding updates for v6.3

- Document support for the Renesas RZ/V2M External Power Sequence
     Controller (PWC).
 -----BEGIN PGP SIGNATURE-----
 
 iHUEABYIAB0WIQQ9qaHoIs/1I4cXmEiKwlD9ZEnxcAUCY9ORtAAKCRCKwlD9ZEnx
 cAcfAPwOEfgSSAbC01T9A+Yg/53F19CKMkBvQI5qkAGeRCcfvgD+JrMJUYjD9J0Y
 9X56SAGowDq+dElFiMisnnhq+qv31gw=
 =jKk1
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmPX+oQACgkQmmx57+YA
 GNmRBw/9GSqd0IhLxjLD35XcP+VKCPd7CSsSjLfnWXyGarhlax6+KqVePqUg4t83
 piSJM++K6CXtnU4Im2MCp8fsCGypRPKiYV0/e0Y2E0lgtYd/hxYseGe4X1lpyN5u
 bFD7q9ANPljKsBn49Bs8pNVhM+2HJHNNkqCcDE21o4wUp+XUx1g8vMzoAPRXnlQ0
 v9gW28XP/br0MtGZUYJ0d28aokk7eWzQiHTv2UITj4jLtsFiatRPbFHUfn+c2nk8
 lWIgKKQj8suCYOEioGEpzy1OYcUeAhuE6MPhLFpoYcdR4PtlYe8n2NOb5Cgj4Tmw
 9kz2t1TeFCrCGaOAb3nd0+L2RqdVpPFzxIlRD5EAt7R0ZkCY9fLt60dVXCyWBfNq
 bmrDFAEJX0vp+qLpZC2Fwp6EaOIMw+2LrTv7LodQv5DDZ2E1xwFZyRbcLtgwuUvH
 JVu3in6ndvE29mCDKw8kaCIPDlsdL2opLnm5CjCMYAc/fvbtiW0AfnurXE8t9ImB
 eGxnRc4JlhbgYvQ0w3+qWoe3YBhV6uaYOhxeIzX2vWHCSapIKcQjMlms2w8CD0Nk
 ivFkIqYGI3XMy1zVpPj7WE1Hg0zMNOtjPBF5sqFFpnoX0fCKL6dAoSUP8en9QRiK
 SDHerD5V/e03UtY+9u/j8av5z/fDpPiCRtdj7xxpCt3kd5c6M5k=
 =cbob
 -----END PGP SIGNATURE-----

Merge tag 'renesas-dt-bindings-for-v6.3-tag1' of git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel into arm/dt

Renesas DT binding updates for v6.3

  - Document support for the Renesas RZ/V2M External Power Sequence
    Controller (PWC).

* tag 'renesas-dt-bindings-for-v6.3-tag1' of git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-devel:
  dt-bindings: soc: renesas: Add RZ/V2M PWC

Link: https://lore.kernel.org/r/cover.1674815097.git.geert+renesas@glider.be
Signed-off-by: Arnd Bergmann <arnd@arndb.de>

Documentation/devicetree/bindings/soc/renesas/renesas,rzv2m-pwc.yaml

@@ -0,0 +1,56 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/soc/renesas/renesas,rzv2m-pwc.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: Renesas RZ/V2M External Power Sequence Controller (PWC)
+
+description: |+
+  The PWC IP found in the RZ/V2M family of chips comes with the below
+  capabilities
+    - external power supply on/off sequence generation
+    - on/off signal generation for the LPDDR4 core power supply (LPVDD)
+    - key input signals processing
+    - general-purpose output pins
+
+maintainers:
+  - Fabrizio Castro <fabrizio.castro.jz@renesas.com>
+
+properties:
+  compatible:
+    items:
+      - enum:
+          - renesas,r9a09g011-pwc # RZ/V2M
+          - renesas,r9a09g055-pwc # RZ/V2MA
+      - const: renesas,rzv2m-pwc
+
+  reg:
+    maxItems: 1
+
+  gpio-controller: true
+
+  '#gpio-cells':
+    const: 2
+
+  renesas,rzv2m-pwc-power:
+    description: The PWC is used to control the system power supplies.
+    type: boolean
+
+required:
+  - compatible
+  - reg
+  - gpio-controller
+  - '#gpio-cells'
+
+additionalProperties: false
+
+examples:
+  - |
+    pwc: pwc@a3700000 {
+      compatible = "renesas,r9a09g011-pwc", "renesas,rzv2m-pwc";
+      reg = <0xa3700000 0x800>;
+      gpio-controller;
+      #gpio-cells = <2>;
+      renesas,rzv2m-pwc-power;
+    };