Merge branch 'net-wangxun-adjust-code-structure'
Jiawen Wu says: ==================== net: wangxun: Adjust code structure Remove useless structs 'txgbe_hw' and 'ngbe_hw' make the codes clear. And move the same codes which sets MAC address between txgbe and ngbe to libwx. Further more, rename struct 'wx_hw' to 'wx' and move total adapter members to wx. ==================== Link: https://lore.kernel.org/r/20230106033853.2806007-1-jiawenwu@trustnetic.com Signed-off-by: Jakub Kicinski <kuba@kernel.org>
This commit is contained in:
commit
f23395b404
File diff suppressed because it is too large
Load Diff
@ -4,25 +4,26 @@
|
||||
#ifndef _WX_HW_H_
|
||||
#define _WX_HW_H_
|
||||
|
||||
int wx_check_flash_load(struct wx_hw *hw, u32 check_bit);
|
||||
void wx_control_hw(struct wx_hw *wxhw, bool drv);
|
||||
int wx_mng_present(struct wx_hw *wxhw);
|
||||
int wx_host_interface_command(struct wx_hw *wxhw, u32 *buffer,
|
||||
int wx_check_flash_load(struct wx *wx, u32 check_bit);
|
||||
void wx_control_hw(struct wx *wx, bool drv);
|
||||
int wx_mng_present(struct wx *wx);
|
||||
int wx_host_interface_command(struct wx *wx, u32 *buffer,
|
||||
u32 length, u32 timeout, bool return_data);
|
||||
int wx_read_ee_hostif(struct wx_hw *wxhw, u16 offset, u16 *data);
|
||||
int wx_read_ee_hostif_buffer(struct wx_hw *wxhw,
|
||||
int wx_read_ee_hostif(struct wx *wx, u16 offset, u16 *data);
|
||||
int wx_read_ee_hostif_buffer(struct wx *wx,
|
||||
u16 offset, u16 words, u16 *data);
|
||||
int wx_reset_hostif(struct wx_hw *wxhw);
|
||||
void wx_init_eeprom_params(struct wx_hw *wxhw);
|
||||
void wx_get_mac_addr(struct wx_hw *wxhw, u8 *mac_addr);
|
||||
int wx_set_rar(struct wx_hw *wxhw, u32 index, u8 *addr, u64 pools, u32 enable_addr);
|
||||
int wx_clear_rar(struct wx_hw *wxhw, u32 index);
|
||||
void wx_init_rx_addrs(struct wx_hw *wxhw);
|
||||
void wx_disable_rx(struct wx_hw *wxhw);
|
||||
int wx_disable_pcie_master(struct wx_hw *wxhw);
|
||||
int wx_stop_adapter(struct wx_hw *wxhw);
|
||||
void wx_reset_misc(struct wx_hw *wxhw);
|
||||
int wx_get_pcie_msix_counts(struct wx_hw *wxhw, u16 *msix_count, u16 max_msix_count);
|
||||
int wx_sw_init(struct wx_hw *wxhw);
|
||||
int wx_reset_hostif(struct wx *wx);
|
||||
void wx_init_eeprom_params(struct wx *wx);
|
||||
void wx_get_mac_addr(struct wx *wx, u8 *mac_addr);
|
||||
void wx_init_rx_addrs(struct wx *wx);
|
||||
void wx_mac_set_default_filter(struct wx *wx, u8 *addr);
|
||||
void wx_flush_sw_mac_table(struct wx *wx);
|
||||
int wx_set_mac(struct net_device *netdev, void *p);
|
||||
void wx_disable_rx(struct wx *wx);
|
||||
int wx_disable_pcie_master(struct wx *wx);
|
||||
int wx_stop_adapter(struct wx *wx);
|
||||
void wx_reset_misc(struct wx *wx);
|
||||
int wx_get_pcie_msix_counts(struct wx *wx, u16 *msix_count, u16 max_msix_count);
|
||||
int wx_sw_init(struct wx *wx);
|
||||
|
||||
#endif /* _WX_HW_H_ */
|
||||
|
@ -185,6 +185,12 @@
|
||||
|
||||
#define WX_SW_REGION_PTR 0x1C
|
||||
|
||||
#define WX_MAC_STATE_DEFAULT 0x1
|
||||
#define WX_MAC_STATE_MODIFIED 0x2
|
||||
#define WX_MAC_STATE_IN_USE 0x4
|
||||
|
||||
#define WX_CFG_PORT_ST 0x14404
|
||||
|
||||
/* Host Interface Command Structures */
|
||||
struct wx_hic_hdr {
|
||||
u8 cmd;
|
||||
@ -249,6 +255,12 @@ enum wx_mac_type {
|
||||
wx_mac_em
|
||||
};
|
||||
|
||||
enum em_mac_type {
|
||||
em_mac_type_unknown = 0,
|
||||
em_mac_type_mdi,
|
||||
em_mac_type_rgmii
|
||||
};
|
||||
|
||||
struct wx_mac_info {
|
||||
enum wx_mac_type type;
|
||||
bool set_lben;
|
||||
@ -284,19 +296,28 @@ struct wx_addr_filter_info {
|
||||
bool user_set_promisc;
|
||||
};
|
||||
|
||||
struct wx_mac_addr {
|
||||
u8 addr[ETH_ALEN];
|
||||
u16 state; /* bitmask */
|
||||
u64 pools;
|
||||
};
|
||||
|
||||
enum wx_reset_type {
|
||||
WX_LAN_RESET = 0,
|
||||
WX_SW_RESET,
|
||||
WX_GLOBAL_RESET
|
||||
};
|
||||
|
||||
struct wx_hw {
|
||||
struct wx {
|
||||
u8 __iomem *hw_addr;
|
||||
struct pci_dev *pdev;
|
||||
struct net_device *netdev;
|
||||
struct wx_bus_info bus;
|
||||
struct wx_mac_info mac;
|
||||
enum em_mac_type mac_type;
|
||||
struct wx_eeprom_info eeprom;
|
||||
struct wx_addr_filter_info addr_ctrl;
|
||||
struct wx_mac_addr *mac_table;
|
||||
u16 device_id;
|
||||
u16 vendor_id;
|
||||
u16 subsystem_device_id;
|
||||
@ -304,8 +325,39 @@ struct wx_hw {
|
||||
u8 revision_id;
|
||||
u16 oem_ssid;
|
||||
u16 oem_svid;
|
||||
u16 msg_enable;
|
||||
bool adapter_stopped;
|
||||
char eeprom_id[32];
|
||||
enum wx_reset_type reset_type;
|
||||
|
||||
bool wol_enabled;
|
||||
bool ncsi_enabled;
|
||||
bool gpio_ctrl;
|
||||
|
||||
/* Tx fast path data */
|
||||
int num_tx_queues;
|
||||
u16 tx_itr_setting;
|
||||
u16 tx_work_limit;
|
||||
|
||||
/* Rx fast path data */
|
||||
int num_rx_queues;
|
||||
u16 rx_itr_setting;
|
||||
u16 rx_work_limit;
|
||||
|
||||
int num_q_vectors; /* current number of q_vectors for device */
|
||||
int max_q_vectors; /* upper limit of q_vectors for device */
|
||||
|
||||
u32 tx_ring_count;
|
||||
u32 rx_ring_count;
|
||||
|
||||
#define WX_MAX_RETA_ENTRIES 128
|
||||
u8 rss_indir_tbl[WX_MAX_RETA_ENTRIES];
|
||||
|
||||
#define WX_RSS_KEY_SIZE 40 /* size of RSS Hash Key in bytes */
|
||||
u32 *rss_key;
|
||||
u32 wol;
|
||||
|
||||
u16 bd_number;
|
||||
};
|
||||
|
||||
#define WX_INTR_ALL (~0ULL)
|
||||
@ -319,23 +371,23 @@ struct wx_hw {
|
||||
wr32((a), (reg) + ((off) << 2), (val))
|
||||
|
||||
static inline u32
|
||||
rd32m(struct wx_hw *wxhw, u32 reg, u32 mask)
|
||||
rd32m(struct wx *wx, u32 reg, u32 mask)
|
||||
{
|
||||
u32 val;
|
||||
|
||||
val = rd32(wxhw, reg);
|
||||
val = rd32(wx, reg);
|
||||
return val & mask;
|
||||
}
|
||||
|
||||
static inline void
|
||||
wr32m(struct wx_hw *wxhw, u32 reg, u32 mask, u32 field)
|
||||
wr32m(struct wx *wx, u32 reg, u32 mask, u32 field)
|
||||
{
|
||||
u32 val;
|
||||
|
||||
val = rd32(wxhw, reg);
|
||||
val = rd32(wx, reg);
|
||||
val = ((val & ~mask) | (field & mask));
|
||||
|
||||
wr32(wxhw, reg, val);
|
||||
wr32(wx, reg, val);
|
||||
}
|
||||
|
||||
/* On some domestic CPU platforms, sometimes IO is not synchronized with
|
||||
@ -343,10 +395,10 @@ wr32m(struct wx_hw *wxhw, u32 reg, u32 mask, u32 field)
|
||||
*/
|
||||
#define WX_WRITE_FLUSH(H) rd32(H, WX_MIS_PWR)
|
||||
|
||||
#define wx_err(wxhw, fmt, arg...) \
|
||||
dev_err(&(wxhw)->pdev->dev, fmt, ##arg)
|
||||
#define wx_err(wx, fmt, arg...) \
|
||||
dev_err(&(wx)->pdev->dev, fmt, ##arg)
|
||||
|
||||
#define wx_dbg(wxhw, fmt, arg...) \
|
||||
dev_dbg(&(wxhw)->pdev->dev, fmt, ##arg)
|
||||
#define wx_dbg(wx, fmt, arg...) \
|
||||
dev_dbg(&(wx)->pdev->dev, fmt, ##arg)
|
||||
|
||||
#endif /* _WX_TYPE_H_ */
|
||||
|
@ -1,79 +0,0 @@
|
||||
/* SPDX-License-Identifier: GPL-2.0 */
|
||||
/* Copyright (c) 2019 - 2022 Beijing WangXun Technology Co., Ltd. */
|
||||
|
||||
#ifndef _NGBE_H_
|
||||
#define _NGBE_H_
|
||||
|
||||
#include "ngbe_type.h"
|
||||
|
||||
#define NGBE_MAX_FDIR_INDICES 7
|
||||
|
||||
#define NGBE_MAX_RX_QUEUES (NGBE_MAX_FDIR_INDICES + 1)
|
||||
#define NGBE_MAX_TX_QUEUES (NGBE_MAX_FDIR_INDICES + 1)
|
||||
|
||||
#define NGBE_ETH_LENGTH_OF_ADDRESS 6
|
||||
#define NGBE_MAX_MSIX_VECTORS 0x09
|
||||
#define NGBE_RAR_ENTRIES 32
|
||||
|
||||
/* TX/RX descriptor defines */
|
||||
#define NGBE_DEFAULT_TXD 512 /* default ring size */
|
||||
#define NGBE_DEFAULT_TX_WORK 256
|
||||
#define NGBE_MAX_TXD 8192
|
||||
#define NGBE_MIN_TXD 128
|
||||
|
||||
#define NGBE_DEFAULT_RXD 512 /* default ring size */
|
||||
#define NGBE_DEFAULT_RX_WORK 256
|
||||
#define NGBE_MAX_RXD 8192
|
||||
#define NGBE_MIN_RXD 128
|
||||
|
||||
#define NGBE_MAC_STATE_DEFAULT 0x1
|
||||
#define NGBE_MAC_STATE_MODIFIED 0x2
|
||||
#define NGBE_MAC_STATE_IN_USE 0x4
|
||||
|
||||
struct ngbe_mac_addr {
|
||||
u8 addr[ETH_ALEN];
|
||||
u16 state; /* bitmask */
|
||||
u64 pools;
|
||||
};
|
||||
|
||||
/* board specific private data structure */
|
||||
struct ngbe_adapter {
|
||||
u8 __iomem *io_addr; /* Mainly for iounmap use */
|
||||
/* OS defined structs */
|
||||
struct net_device *netdev;
|
||||
struct pci_dev *pdev;
|
||||
|
||||
/* structs defined in ngbe_hw.h */
|
||||
struct ngbe_hw hw;
|
||||
struct ngbe_mac_addr *mac_table;
|
||||
u16 msg_enable;
|
||||
|
||||
/* Tx fast path data */
|
||||
int num_tx_queues;
|
||||
u16 tx_itr_setting;
|
||||
u16 tx_work_limit;
|
||||
|
||||
/* Rx fast path data */
|
||||
int num_rx_queues;
|
||||
u16 rx_itr_setting;
|
||||
u16 rx_work_limit;
|
||||
|
||||
int num_q_vectors; /* current number of q_vectors for device */
|
||||
int max_q_vectors; /* upper limit of q_vectors for device */
|
||||
|
||||
u32 tx_ring_count;
|
||||
u32 rx_ring_count;
|
||||
|
||||
#define NGBE_MAX_RETA_ENTRIES 128
|
||||
u8 rss_indir_tbl[NGBE_MAX_RETA_ENTRIES];
|
||||
|
||||
#define NGBE_RSS_KEY_SIZE 40 /* size of RSS Hash Key in bytes */
|
||||
u32 *rss_key;
|
||||
u32 wol;
|
||||
|
||||
u16 bd_number;
|
||||
};
|
||||
|
||||
extern char ngbe_driver_name[];
|
||||
|
||||
#endif /* _NGBE_H_ */
|
@ -9,12 +9,10 @@
|
||||
#include "../libwx/wx_hw.h"
|
||||
#include "ngbe_type.h"
|
||||
#include "ngbe_hw.h"
|
||||
#include "ngbe.h"
|
||||
|
||||
int ngbe_eeprom_chksum_hostif(struct ngbe_hw *hw)
|
||||
int ngbe_eeprom_chksum_hostif(struct wx *wx)
|
||||
{
|
||||
struct wx_hic_read_shadow_ram buffer;
|
||||
struct wx_hw *wxhw = &hw->wxhw;
|
||||
int status;
|
||||
int tmp;
|
||||
|
||||
@ -27,61 +25,58 @@ int ngbe_eeprom_chksum_hostif(struct ngbe_hw *hw)
|
||||
/* one word */
|
||||
buffer.length = 0;
|
||||
|
||||
status = wx_host_interface_command(wxhw, (u32 *)&buffer, sizeof(buffer),
|
||||
status = wx_host_interface_command(wx, (u32 *)&buffer, sizeof(buffer),
|
||||
WX_HI_COMMAND_TIMEOUT, false);
|
||||
|
||||
if (status < 0)
|
||||
return status;
|
||||
tmp = rd32a(wxhw, WX_MNG_MBOX, 1);
|
||||
tmp = rd32a(wx, WX_MNG_MBOX, 1);
|
||||
if (tmp == NGBE_FW_CMD_ST_PASS)
|
||||
return 0;
|
||||
return -EIO;
|
||||
}
|
||||
|
||||
static int ngbe_reset_misc(struct ngbe_hw *hw)
|
||||
static int ngbe_reset_misc(struct wx *wx)
|
||||
{
|
||||
struct wx_hw *wxhw = &hw->wxhw;
|
||||
|
||||
wx_reset_misc(wxhw);
|
||||
if (hw->mac_type == ngbe_mac_type_rgmii)
|
||||
wr32(wxhw, NGBE_MDIO_CLAUSE_SELECT, 0xF);
|
||||
if (hw->gpio_ctrl) {
|
||||
wx_reset_misc(wx);
|
||||
if (wx->mac_type == em_mac_type_rgmii)
|
||||
wr32(wx, NGBE_MDIO_CLAUSE_SELECT, 0xF);
|
||||
if (wx->gpio_ctrl) {
|
||||
/* gpio0 is used to power on/off control*/
|
||||
wr32(wxhw, NGBE_GPIO_DDR, 0x1);
|
||||
wr32(wxhw, NGBE_GPIO_DR, NGBE_GPIO_DR_0);
|
||||
wr32(wx, NGBE_GPIO_DDR, 0x1);
|
||||
wr32(wx, NGBE_GPIO_DR, NGBE_GPIO_DR_0);
|
||||
}
|
||||
return 0;
|
||||
}
|
||||
|
||||
/**
|
||||
* ngbe_reset_hw - Perform hardware reset
|
||||
* @hw: pointer to hardware structure
|
||||
* @wx: pointer to hardware structure
|
||||
*
|
||||
* Resets the hardware by resetting the transmit and receive units, masks
|
||||
* and clears all interrupts, perform a PHY reset, and perform a link (MAC)
|
||||
* reset.
|
||||
**/
|
||||
int ngbe_reset_hw(struct ngbe_hw *hw)
|
||||
int ngbe_reset_hw(struct wx *wx)
|
||||
{
|
||||
struct wx_hw *wxhw = &hw->wxhw;
|
||||
int status = 0;
|
||||
u32 reset = 0;
|
||||
|
||||
/* Call adapter stop to disable tx/rx and clear interrupts */
|
||||
status = wx_stop_adapter(wxhw);
|
||||
/* Call wx stop to disable tx/rx and clear interrupts */
|
||||
status = wx_stop_adapter(wx);
|
||||
if (status != 0)
|
||||
return status;
|
||||
reset = WX_MIS_RST_LAN_RST(wxhw->bus.func);
|
||||
wr32(wxhw, WX_MIS_RST, reset | rd32(wxhw, WX_MIS_RST));
|
||||
ngbe_reset_misc(hw);
|
||||
reset = WX_MIS_RST_LAN_RST(wx->bus.func);
|
||||
wr32(wx, WX_MIS_RST, reset | rd32(wx, WX_MIS_RST));
|
||||
ngbe_reset_misc(wx);
|
||||
|
||||
/* Store the permanent mac address */
|
||||
wx_get_mac_addr(wxhw, wxhw->mac.perm_addr);
|
||||
wx_get_mac_addr(wx, wx->mac.perm_addr);
|
||||
|
||||
/* reset num_rar_entries to 128 */
|
||||
wxhw->mac.num_rar_entries = NGBE_RAR_ENTRIES;
|
||||
wx_init_rx_addrs(wxhw);
|
||||
pci_set_master(wxhw->pdev);
|
||||
wx->mac.num_rar_entries = NGBE_RAR_ENTRIES;
|
||||
wx_init_rx_addrs(wx);
|
||||
pci_set_master(wx->pdev);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
@ -7,6 +7,6 @@
|
||||
#ifndef _NGBE_HW_H_
|
||||
#define _NGBE_HW_H_
|
||||
|
||||
int ngbe_eeprom_chksum_hostif(struct ngbe_hw *hw);
|
||||
int ngbe_reset_hw(struct ngbe_hw *hw);
|
||||
int ngbe_eeprom_chksum_hostif(struct wx *wx);
|
||||
int ngbe_reset_hw(struct wx *wx);
|
||||
#endif /* _NGBE_HW_H_ */
|
||||
|
@ -14,7 +14,7 @@
|
||||
#include "../libwx/wx_hw.h"
|
||||
#include "ngbe_type.h"
|
||||
#include "ngbe_hw.h"
|
||||
#include "ngbe.h"
|
||||
|
||||
char ngbe_driver_name[] = "ngbe";
|
||||
|
||||
/* ngbe_pci_tbl - PCI Device ID Table
|
||||
@ -39,70 +39,27 @@ static const struct pci_device_id ngbe_pci_tbl[] = {
|
||||
{ .device = 0 }
|
||||
};
|
||||
|
||||
static void ngbe_mac_set_default_filter(struct ngbe_adapter *adapter, u8 *addr)
|
||||
{
|
||||
struct ngbe_hw *hw = &adapter->hw;
|
||||
|
||||
memcpy(&adapter->mac_table[0].addr, addr, ETH_ALEN);
|
||||
adapter->mac_table[0].pools = 1ULL;
|
||||
adapter->mac_table[0].state = (NGBE_MAC_STATE_DEFAULT |
|
||||
NGBE_MAC_STATE_IN_USE);
|
||||
wx_set_rar(&hw->wxhw, 0, adapter->mac_table[0].addr,
|
||||
adapter->mac_table[0].pools,
|
||||
WX_PSR_MAC_SWC_AD_H_AV);
|
||||
}
|
||||
|
||||
/**
|
||||
* ngbe_init_type_code - Initialize the shared code
|
||||
* @hw: pointer to hardware structure
|
||||
* @wx: pointer to hardware structure
|
||||
**/
|
||||
static void ngbe_init_type_code(struct ngbe_hw *hw)
|
||||
static void ngbe_init_type_code(struct wx *wx)
|
||||
{
|
||||
int wol_mask = 0, ncsi_mask = 0;
|
||||
struct wx_hw *wxhw = &hw->wxhw;
|
||||
u16 type_mask = 0;
|
||||
u16 type_mask = 0, val;
|
||||
|
||||
wxhw->mac.type = wx_mac_em;
|
||||
type_mask = (u16)(wxhw->subsystem_device_id & NGBE_OEM_MASK);
|
||||
ncsi_mask = wxhw->subsystem_device_id & NGBE_NCSI_MASK;
|
||||
wol_mask = wxhw->subsystem_device_id & NGBE_WOL_MASK;
|
||||
wx->mac.type = wx_mac_em;
|
||||
type_mask = (u16)(wx->subsystem_device_id & NGBE_OEM_MASK);
|
||||
ncsi_mask = wx->subsystem_device_id & NGBE_NCSI_MASK;
|
||||
wol_mask = wx->subsystem_device_id & NGBE_WOL_MASK;
|
||||
|
||||
switch (type_mask) {
|
||||
case NGBE_SUBID_M88E1512_SFP:
|
||||
case NGBE_SUBID_LY_M88E1512_SFP:
|
||||
hw->phy.type = ngbe_phy_m88e1512_sfi;
|
||||
break;
|
||||
case NGBE_SUBID_M88E1512_RJ45:
|
||||
hw->phy.type = ngbe_phy_m88e1512;
|
||||
break;
|
||||
case NGBE_SUBID_M88E1512_MIX:
|
||||
hw->phy.type = ngbe_phy_m88e1512_unknown;
|
||||
break;
|
||||
case NGBE_SUBID_YT8521S_SFP:
|
||||
case NGBE_SUBID_YT8521S_SFP_GPIO:
|
||||
case NGBE_SUBID_LY_YT8521S_SFP:
|
||||
hw->phy.type = ngbe_phy_yt8521s_sfi;
|
||||
break;
|
||||
case NGBE_SUBID_INTERNAL_YT8521S_SFP:
|
||||
case NGBE_SUBID_INTERNAL_YT8521S_SFP_GPIO:
|
||||
hw->phy.type = ngbe_phy_internal_yt8521s_sfi;
|
||||
break;
|
||||
case NGBE_SUBID_RGMII_FPGA:
|
||||
case NGBE_SUBID_OCP_CARD:
|
||||
fallthrough;
|
||||
default:
|
||||
hw->phy.type = ngbe_phy_internal;
|
||||
break;
|
||||
}
|
||||
val = rd32(wx, WX_CFG_PORT_ST);
|
||||
wx->mac_type = (val & BIT(7)) >> 7 ?
|
||||
em_mac_type_rgmii :
|
||||
em_mac_type_mdi;
|
||||
|
||||
if (hw->phy.type == ngbe_phy_internal ||
|
||||
hw->phy.type == ngbe_phy_internal_yt8521s_sfi)
|
||||
hw->mac_type = ngbe_mac_type_mdi;
|
||||
else
|
||||
hw->mac_type = ngbe_mac_type_rgmii;
|
||||
|
||||
hw->wol_enabled = (wol_mask == NGBE_WOL_SUP) ? 1 : 0;
|
||||
hw->ncsi_enabled = (ncsi_mask == NGBE_NCSI_MASK ||
|
||||
wx->wol_enabled = (wol_mask == NGBE_WOL_SUP) ? 1 : 0;
|
||||
wx->ncsi_enabled = (ncsi_mask == NGBE_NCSI_MASK ||
|
||||
type_mask == NGBE_SUBID_OCP_CARD) ? 1 : 0;
|
||||
|
||||
switch (type_mask) {
|
||||
@ -110,31 +67,31 @@ static void ngbe_init_type_code(struct ngbe_hw *hw)
|
||||
case NGBE_SUBID_LY_M88E1512_SFP:
|
||||
case NGBE_SUBID_YT8521S_SFP_GPIO:
|
||||
case NGBE_SUBID_INTERNAL_YT8521S_SFP_GPIO:
|
||||
hw->gpio_ctrl = 1;
|
||||
wx->gpio_ctrl = 1;
|
||||
break;
|
||||
default:
|
||||
hw->gpio_ctrl = 0;
|
||||
wx->gpio_ctrl = 0;
|
||||
break;
|
||||
}
|
||||
}
|
||||
|
||||
/**
|
||||
* ngbe_init_rss_key - Initialize adapter RSS key
|
||||
* @adapter: device handle
|
||||
* ngbe_init_rss_key - Initialize wx RSS key
|
||||
* @wx: device handle
|
||||
*
|
||||
* Allocates and initializes the RSS key if it is not allocated.
|
||||
**/
|
||||
static inline int ngbe_init_rss_key(struct ngbe_adapter *adapter)
|
||||
static inline int ngbe_init_rss_key(struct wx *wx)
|
||||
{
|
||||
u32 *rss_key;
|
||||
|
||||
if (!adapter->rss_key) {
|
||||
rss_key = kzalloc(NGBE_RSS_KEY_SIZE, GFP_KERNEL);
|
||||
if (!wx->rss_key) {
|
||||
rss_key = kzalloc(WX_RSS_KEY_SIZE, GFP_KERNEL);
|
||||
if (unlikely(!rss_key))
|
||||
return -ENOMEM;
|
||||
|
||||
netdev_rss_key_fill(rss_key, NGBE_RSS_KEY_SIZE);
|
||||
adapter->rss_key = rss_key;
|
||||
netdev_rss_key_fill(rss_key, WX_RSS_KEY_SIZE);
|
||||
wx->rss_key = rss_key;
|
||||
}
|
||||
|
||||
return 0;
|
||||
@ -142,71 +99,57 @@ static inline int ngbe_init_rss_key(struct ngbe_adapter *adapter)
|
||||
|
||||
/**
|
||||
* ngbe_sw_init - Initialize general software structures
|
||||
* @adapter: board private structure to initialize
|
||||
* @wx: board private structure to initialize
|
||||
**/
|
||||
static int ngbe_sw_init(struct ngbe_adapter *adapter)
|
||||
static int ngbe_sw_init(struct wx *wx)
|
||||
{
|
||||
struct pci_dev *pdev = adapter->pdev;
|
||||
struct ngbe_hw *hw = &adapter->hw;
|
||||
struct wx_hw *wxhw = &hw->wxhw;
|
||||
struct pci_dev *pdev = wx->pdev;
|
||||
u16 msix_count = 0;
|
||||
int err = 0;
|
||||
|
||||
wxhw->hw_addr = adapter->io_addr;
|
||||
wxhw->pdev = pdev;
|
||||
wx->mac.num_rar_entries = NGBE_RAR_ENTRIES;
|
||||
wx->mac.max_rx_queues = NGBE_MAX_RX_QUEUES;
|
||||
wx->mac.max_tx_queues = NGBE_MAX_TX_QUEUES;
|
||||
|
||||
/* PCI config space info */
|
||||
err = wx_sw_init(wxhw);
|
||||
err = wx_sw_init(wx);
|
||||
if (err < 0) {
|
||||
netif_err(adapter, probe, adapter->netdev,
|
||||
"Read of internal subsystem device id failed\n");
|
||||
wx_err(wx, "read of internal subsystem device id failed\n");
|
||||
return err;
|
||||
}
|
||||
|
||||
/* mac type, phy type , oem type */
|
||||
ngbe_init_type_code(hw);
|
||||
ngbe_init_type_code(wx);
|
||||
|
||||
wxhw->mac.max_rx_queues = NGBE_MAX_RX_QUEUES;
|
||||
wxhw->mac.max_tx_queues = NGBE_MAX_TX_QUEUES;
|
||||
wxhw->mac.num_rar_entries = NGBE_RAR_ENTRIES;
|
||||
/* Set common capability flags and settings */
|
||||
adapter->max_q_vectors = NGBE_MAX_MSIX_VECTORS;
|
||||
|
||||
err = wx_get_pcie_msix_counts(wxhw, &msix_count, NGBE_MAX_MSIX_VECTORS);
|
||||
wx->max_q_vectors = NGBE_MAX_MSIX_VECTORS;
|
||||
err = wx_get_pcie_msix_counts(wx, &msix_count, NGBE_MAX_MSIX_VECTORS);
|
||||
if (err)
|
||||
dev_err(&pdev->dev, "Do not support MSI-X\n");
|
||||
wxhw->mac.max_msix_vectors = msix_count;
|
||||
wx->mac.max_msix_vectors = msix_count;
|
||||
|
||||
adapter->mac_table = kcalloc(wxhw->mac.num_rar_entries,
|
||||
sizeof(struct ngbe_mac_addr),
|
||||
GFP_KERNEL);
|
||||
if (!adapter->mac_table) {
|
||||
dev_err(&pdev->dev, "mac_table allocation failed: %d\n", err);
|
||||
return -ENOMEM;
|
||||
}
|
||||
|
||||
if (ngbe_init_rss_key(adapter))
|
||||
if (ngbe_init_rss_key(wx))
|
||||
return -ENOMEM;
|
||||
|
||||
/* enable itr by default in dynamic mode */
|
||||
adapter->rx_itr_setting = 1;
|
||||
adapter->tx_itr_setting = 1;
|
||||
wx->rx_itr_setting = 1;
|
||||
wx->tx_itr_setting = 1;
|
||||
|
||||
/* set default ring sizes */
|
||||
adapter->tx_ring_count = NGBE_DEFAULT_TXD;
|
||||
adapter->rx_ring_count = NGBE_DEFAULT_RXD;
|
||||
wx->tx_ring_count = NGBE_DEFAULT_TXD;
|
||||
wx->rx_ring_count = NGBE_DEFAULT_RXD;
|
||||
|
||||
/* set default work limits */
|
||||
adapter->tx_work_limit = NGBE_DEFAULT_TX_WORK;
|
||||
adapter->rx_work_limit = NGBE_DEFAULT_RX_WORK;
|
||||
wx->tx_work_limit = NGBE_DEFAULT_TX_WORK;
|
||||
wx->rx_work_limit = NGBE_DEFAULT_RX_WORK;
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static void ngbe_down(struct ngbe_adapter *adapter)
|
||||
static void ngbe_down(struct wx *wx)
|
||||
{
|
||||
netif_carrier_off(adapter->netdev);
|
||||
netif_tx_disable(adapter->netdev);
|
||||
netif_carrier_off(wx->netdev);
|
||||
netif_tx_disable(wx->netdev);
|
||||
};
|
||||
|
||||
/**
|
||||
@ -220,11 +163,9 @@ static void ngbe_down(struct ngbe_adapter *adapter)
|
||||
**/
|
||||
static int ngbe_open(struct net_device *netdev)
|
||||
{
|
||||
struct ngbe_adapter *adapter = netdev_priv(netdev);
|
||||
struct ngbe_hw *hw = &adapter->hw;
|
||||
struct wx_hw *wxhw = &hw->wxhw;
|
||||
struct wx *wx = netdev_priv(netdev);
|
||||
|
||||
wx_control_hw(wxhw, true);
|
||||
wx_control_hw(wx, true);
|
||||
|
||||
return 0;
|
||||
}
|
||||
@ -242,10 +183,10 @@ static int ngbe_open(struct net_device *netdev)
|
||||
**/
|
||||
static int ngbe_close(struct net_device *netdev)
|
||||
{
|
||||
struct ngbe_adapter *adapter = netdev_priv(netdev);
|
||||
struct wx *wx = netdev_priv(netdev);
|
||||
|
||||
ngbe_down(adapter);
|
||||
wx_control_hw(&adapter->hw.wxhw, false);
|
||||
ngbe_down(wx);
|
||||
wx_control_hw(wx, false);
|
||||
|
||||
return 0;
|
||||
}
|
||||
@ -256,52 +197,29 @@ static netdev_tx_t ngbe_xmit_frame(struct sk_buff *skb,
|
||||
return NETDEV_TX_OK;
|
||||
}
|
||||
|
||||
/**
|
||||
* ngbe_set_mac - Change the Ethernet Address of the NIC
|
||||
* @netdev: network interface device structure
|
||||
* @p: pointer to an address structure
|
||||
*
|
||||
* Returns 0 on success, negative on failure
|
||||
**/
|
||||
static int ngbe_set_mac(struct net_device *netdev, void *p)
|
||||
{
|
||||
struct ngbe_adapter *adapter = netdev_priv(netdev);
|
||||
struct wx_hw *wxhw = &adapter->hw.wxhw;
|
||||
struct sockaddr *addr = p;
|
||||
|
||||
if (!is_valid_ether_addr(addr->sa_data))
|
||||
return -EADDRNOTAVAIL;
|
||||
|
||||
eth_hw_addr_set(netdev, addr->sa_data);
|
||||
memcpy(wxhw->mac.addr, addr->sa_data, netdev->addr_len);
|
||||
|
||||
ngbe_mac_set_default_filter(adapter, wxhw->mac.addr);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static void ngbe_dev_shutdown(struct pci_dev *pdev, bool *enable_wake)
|
||||
{
|
||||
struct ngbe_adapter *adapter = pci_get_drvdata(pdev);
|
||||
struct net_device *netdev = adapter->netdev;
|
||||
struct wx *wx = pci_get_drvdata(pdev);
|
||||
struct net_device *netdev;
|
||||
|
||||
netdev = wx->netdev;
|
||||
netif_device_detach(netdev);
|
||||
|
||||
rtnl_lock();
|
||||
if (netif_running(netdev))
|
||||
ngbe_down(adapter);
|
||||
ngbe_down(wx);
|
||||
rtnl_unlock();
|
||||
wx_control_hw(&adapter->hw.wxhw, false);
|
||||
wx_control_hw(wx, false);
|
||||
|
||||
pci_disable_device(pdev);
|
||||
}
|
||||
|
||||
static void ngbe_shutdown(struct pci_dev *pdev)
|
||||
{
|
||||
struct ngbe_adapter *adapter = pci_get_drvdata(pdev);
|
||||
struct wx *wx = pci_get_drvdata(pdev);
|
||||
bool wake;
|
||||
|
||||
wake = !!adapter->wol;
|
||||
wake = !!wx->wol;
|
||||
|
||||
ngbe_dev_shutdown(pdev, &wake);
|
||||
|
||||
@ -316,7 +234,7 @@ static const struct net_device_ops ngbe_netdev_ops = {
|
||||
.ndo_stop = ngbe_close,
|
||||
.ndo_start_xmit = ngbe_xmit_frame,
|
||||
.ndo_validate_addr = eth_validate_addr,
|
||||
.ndo_set_mac_address = ngbe_set_mac,
|
||||
.ndo_set_mac_address = wx_set_mac,
|
||||
};
|
||||
|
||||
/**
|
||||
@ -326,18 +244,16 @@ static const struct net_device_ops ngbe_netdev_ops = {
|
||||
*
|
||||
* Returns 0 on success, negative on failure
|
||||
*
|
||||
* ngbe_probe initializes an adapter identified by a pci_dev structure.
|
||||
* The OS initialization, configuring of the adapter private structure,
|
||||
* ngbe_probe initializes an wx identified by a pci_dev structure.
|
||||
* The OS initialization, configuring of the wx private structure,
|
||||
* and a hardware reset occur.
|
||||
**/
|
||||
static int ngbe_probe(struct pci_dev *pdev,
|
||||
const struct pci_device_id __always_unused *ent)
|
||||
{
|
||||
struct ngbe_adapter *adapter = NULL;
|
||||
struct ngbe_hw *hw = NULL;
|
||||
struct wx_hw *wxhw = NULL;
|
||||
struct net_device *netdev;
|
||||
u32 e2rom_cksum_cap = 0;
|
||||
struct wx *wx = NULL;
|
||||
static int func_nums;
|
||||
u16 e2rom_ver = 0;
|
||||
u32 etrack_id = 0;
|
||||
@ -368,7 +284,7 @@ static int ngbe_probe(struct pci_dev *pdev,
|
||||
pci_set_master(pdev);
|
||||
|
||||
netdev = devm_alloc_etherdev_mqs(&pdev->dev,
|
||||
sizeof(struct ngbe_adapter),
|
||||
sizeof(struct wx),
|
||||
NGBE_MAX_TX_QUEUES,
|
||||
NGBE_MAX_RX_QUEUES);
|
||||
if (!netdev) {
|
||||
@ -378,17 +294,15 @@ static int ngbe_probe(struct pci_dev *pdev,
|
||||
|
||||
SET_NETDEV_DEV(netdev, &pdev->dev);
|
||||
|
||||
adapter = netdev_priv(netdev);
|
||||
adapter->netdev = netdev;
|
||||
adapter->pdev = pdev;
|
||||
hw = &adapter->hw;
|
||||
wxhw = &hw->wxhw;
|
||||
adapter->msg_enable = BIT(3) - 1;
|
||||
wx = netdev_priv(netdev);
|
||||
wx->netdev = netdev;
|
||||
wx->pdev = pdev;
|
||||
wx->msg_enable = BIT(3) - 1;
|
||||
|
||||
adapter->io_addr = devm_ioremap(&pdev->dev,
|
||||
pci_resource_start(pdev, 0),
|
||||
pci_resource_len(pdev, 0));
|
||||
if (!adapter->io_addr) {
|
||||
wx->hw_addr = devm_ioremap(&pdev->dev,
|
||||
pci_resource_start(pdev, 0),
|
||||
pci_resource_len(pdev, 0));
|
||||
if (!wx->hw_addr) {
|
||||
err = -EIO;
|
||||
goto err_pci_release_regions;
|
||||
}
|
||||
@ -397,44 +311,44 @@ static int ngbe_probe(struct pci_dev *pdev,
|
||||
|
||||
netdev->features |= NETIF_F_HIGHDMA;
|
||||
|
||||
adapter->bd_number = func_nums;
|
||||
wx->bd_number = func_nums;
|
||||
/* setup the private structure */
|
||||
err = ngbe_sw_init(adapter);
|
||||
err = ngbe_sw_init(wx);
|
||||
if (err)
|
||||
goto err_free_mac_table;
|
||||
|
||||
/* check if flash load is done after hw power up */
|
||||
err = wx_check_flash_load(wxhw, NGBE_SPI_ILDR_STATUS_PERST);
|
||||
err = wx_check_flash_load(wx, NGBE_SPI_ILDR_STATUS_PERST);
|
||||
if (err)
|
||||
goto err_free_mac_table;
|
||||
err = wx_check_flash_load(wxhw, NGBE_SPI_ILDR_STATUS_PWRRST);
|
||||
err = wx_check_flash_load(wx, NGBE_SPI_ILDR_STATUS_PWRRST);
|
||||
if (err)
|
||||
goto err_free_mac_table;
|
||||
|
||||
err = wx_mng_present(wxhw);
|
||||
err = wx_mng_present(wx);
|
||||
if (err) {
|
||||
dev_err(&pdev->dev, "Management capability is not present\n");
|
||||
goto err_free_mac_table;
|
||||
}
|
||||
|
||||
err = ngbe_reset_hw(hw);
|
||||
err = ngbe_reset_hw(wx);
|
||||
if (err) {
|
||||
dev_err(&pdev->dev, "HW Init failed: %d\n", err);
|
||||
goto err_free_mac_table;
|
||||
}
|
||||
|
||||
if (wxhw->bus.func == 0) {
|
||||
wr32(wxhw, NGBE_CALSUM_CAP_STATUS, 0x0);
|
||||
wr32(wxhw, NGBE_EEPROM_VERSION_STORE_REG, 0x0);
|
||||
if (wx->bus.func == 0) {
|
||||
wr32(wx, NGBE_CALSUM_CAP_STATUS, 0x0);
|
||||
wr32(wx, NGBE_EEPROM_VERSION_STORE_REG, 0x0);
|
||||
} else {
|
||||
e2rom_cksum_cap = rd32(wxhw, NGBE_CALSUM_CAP_STATUS);
|
||||
saved_ver = rd32(wxhw, NGBE_EEPROM_VERSION_STORE_REG);
|
||||
e2rom_cksum_cap = rd32(wx, NGBE_CALSUM_CAP_STATUS);
|
||||
saved_ver = rd32(wx, NGBE_EEPROM_VERSION_STORE_REG);
|
||||
}
|
||||
|
||||
wx_init_eeprom_params(wxhw);
|
||||
if (wxhw->bus.func == 0 || e2rom_cksum_cap == 0) {
|
||||
wx_init_eeprom_params(wx);
|
||||
if (wx->bus.func == 0 || e2rom_cksum_cap == 0) {
|
||||
/* make sure the EEPROM is ready */
|
||||
err = ngbe_eeprom_chksum_hostif(hw);
|
||||
err = ngbe_eeprom_chksum_hostif(wx);
|
||||
if (err) {
|
||||
dev_err(&pdev->dev, "The EEPROM Checksum Is Not Valid\n");
|
||||
err = -EIO;
|
||||
@ -442,14 +356,14 @@ static int ngbe_probe(struct pci_dev *pdev,
|
||||
}
|
||||
}
|
||||
|
||||
adapter->wol = 0;
|
||||
if (hw->wol_enabled)
|
||||
adapter->wol = NGBE_PSR_WKUP_CTL_MAG;
|
||||
wx->wol = 0;
|
||||
if (wx->wol_enabled)
|
||||
wx->wol = NGBE_PSR_WKUP_CTL_MAG;
|
||||
|
||||
hw->wol_enabled = !!(adapter->wol);
|
||||
wr32(wxhw, NGBE_PSR_WKUP_CTL, adapter->wol);
|
||||
wx->wol_enabled = !!(wx->wol);
|
||||
wr32(wx, NGBE_PSR_WKUP_CTL, wx->wol);
|
||||
|
||||
device_set_wakeup_enable(&pdev->dev, adapter->wol);
|
||||
device_set_wakeup_enable(&pdev->dev, wx->wol);
|
||||
|
||||
/* Save off EEPROM version number and Option Rom version which
|
||||
* together make a unique identify for the eeprom
|
||||
@ -457,37 +371,37 @@ static int ngbe_probe(struct pci_dev *pdev,
|
||||
if (saved_ver) {
|
||||
etrack_id = saved_ver;
|
||||
} else {
|
||||
wx_read_ee_hostif(wxhw,
|
||||
wxhw->eeprom.sw_region_offset + NGBE_EEPROM_VERSION_H,
|
||||
wx_read_ee_hostif(wx,
|
||||
wx->eeprom.sw_region_offset + NGBE_EEPROM_VERSION_H,
|
||||
&e2rom_ver);
|
||||
etrack_id = e2rom_ver << 16;
|
||||
wx_read_ee_hostif(wxhw,
|
||||
wxhw->eeprom.sw_region_offset + NGBE_EEPROM_VERSION_L,
|
||||
wx_read_ee_hostif(wx,
|
||||
wx->eeprom.sw_region_offset + NGBE_EEPROM_VERSION_L,
|
||||
&e2rom_ver);
|
||||
etrack_id |= e2rom_ver;
|
||||
wr32(wxhw, NGBE_EEPROM_VERSION_STORE_REG, etrack_id);
|
||||
wr32(wx, NGBE_EEPROM_VERSION_STORE_REG, etrack_id);
|
||||
}
|
||||
|
||||
eth_hw_addr_set(netdev, wxhw->mac.perm_addr);
|
||||
ngbe_mac_set_default_filter(adapter, wxhw->mac.perm_addr);
|
||||
eth_hw_addr_set(netdev, wx->mac.perm_addr);
|
||||
wx_mac_set_default_filter(wx, wx->mac.perm_addr);
|
||||
|
||||
err = register_netdev(netdev);
|
||||
if (err)
|
||||
goto err_register;
|
||||
|
||||
pci_set_drvdata(pdev, adapter);
|
||||
pci_set_drvdata(pdev, wx);
|
||||
|
||||
netif_info(adapter, probe, netdev,
|
||||
netif_info(wx, probe, netdev,
|
||||
"PHY: %s, PBA No: Wang Xun GbE Family Controller\n",
|
||||
hw->phy.type == ngbe_phy_internal ? "Internal" : "External");
|
||||
netif_info(adapter, probe, netdev, "%pM\n", netdev->dev_addr);
|
||||
wx->mac_type == em_mac_type_mdi ? "Internal" : "External");
|
||||
netif_info(wx, probe, netdev, "%pM\n", netdev->dev_addr);
|
||||
|
||||
return 0;
|
||||
|
||||
err_register:
|
||||
wx_control_hw(wxhw, false);
|
||||
wx_control_hw(wx, false);
|
||||
err_free_mac_table:
|
||||
kfree(adapter->mac_table);
|
||||
kfree(wx->mac_table);
|
||||
err_pci_release_regions:
|
||||
pci_disable_pcie_error_reporting(pdev);
|
||||
pci_release_selected_regions(pdev,
|
||||
@ -508,15 +422,15 @@ err_pci_disable_dev:
|
||||
**/
|
||||
static void ngbe_remove(struct pci_dev *pdev)
|
||||
{
|
||||
struct ngbe_adapter *adapter = pci_get_drvdata(pdev);
|
||||
struct wx *wx = pci_get_drvdata(pdev);
|
||||
struct net_device *netdev;
|
||||
|
||||
netdev = adapter->netdev;
|
||||
netdev = wx->netdev;
|
||||
unregister_netdev(netdev);
|
||||
pci_release_selected_regions(pdev,
|
||||
pci_select_bars(pdev, IORESOURCE_MEM));
|
||||
|
||||
kfree(adapter->mac_table);
|
||||
kfree(wx->mac_table);
|
||||
pci_disable_pcie_error_reporting(pdev);
|
||||
|
||||
pci_disable_device(pdev);
|
||||
|
@ -90,50 +90,26 @@
|
||||
#define NGBE_FW_CMD_ST_PASS 0x80658383
|
||||
#define NGBE_FW_CMD_ST_FAIL 0x70657376
|
||||
|
||||
enum ngbe_phy_type {
|
||||
ngbe_phy_unknown = 0,
|
||||
ngbe_phy_none,
|
||||
ngbe_phy_internal,
|
||||
ngbe_phy_m88e1512,
|
||||
ngbe_phy_m88e1512_sfi,
|
||||
ngbe_phy_m88e1512_unknown,
|
||||
ngbe_phy_yt8521s,
|
||||
ngbe_phy_yt8521s_sfi,
|
||||
ngbe_phy_internal_yt8521s_sfi,
|
||||
ngbe_phy_generic
|
||||
};
|
||||
#define NGBE_MAX_FDIR_INDICES 7
|
||||
|
||||
enum ngbe_media_type {
|
||||
ngbe_media_type_unknown = 0,
|
||||
ngbe_media_type_fiber,
|
||||
ngbe_media_type_copper,
|
||||
ngbe_media_type_backplane,
|
||||
};
|
||||
#define NGBE_MAX_RX_QUEUES (NGBE_MAX_FDIR_INDICES + 1)
|
||||
#define NGBE_MAX_TX_QUEUES (NGBE_MAX_FDIR_INDICES + 1)
|
||||
|
||||
enum ngbe_mac_type {
|
||||
ngbe_mac_type_unknown = 0,
|
||||
ngbe_mac_type_mdi,
|
||||
ngbe_mac_type_rgmii
|
||||
};
|
||||
#define NGBE_ETH_LENGTH_OF_ADDRESS 6
|
||||
#define NGBE_MAX_MSIX_VECTORS 0x09
|
||||
#define NGBE_RAR_ENTRIES 32
|
||||
|
||||
struct ngbe_phy_info {
|
||||
enum ngbe_phy_type type;
|
||||
enum ngbe_media_type media_type;
|
||||
/* TX/RX descriptor defines */
|
||||
#define NGBE_DEFAULT_TXD 512 /* default ring size */
|
||||
#define NGBE_DEFAULT_TX_WORK 256
|
||||
#define NGBE_MAX_TXD 8192
|
||||
#define NGBE_MIN_TXD 128
|
||||
|
||||
u32 addr;
|
||||
u32 id;
|
||||
#define NGBE_DEFAULT_RXD 512 /* default ring size */
|
||||
#define NGBE_DEFAULT_RX_WORK 256
|
||||
#define NGBE_MAX_RXD 8192
|
||||
#define NGBE_MIN_RXD 128
|
||||
|
||||
bool reset_if_overtemp;
|
||||
extern char ngbe_driver_name[];
|
||||
|
||||
};
|
||||
|
||||
struct ngbe_hw {
|
||||
struct wx_hw wxhw;
|
||||
struct ngbe_phy_info phy;
|
||||
enum ngbe_mac_type mac_type;
|
||||
|
||||
bool wol_enabled;
|
||||
bool ncsi_enabled;
|
||||
bool gpio_ctrl;
|
||||
};
|
||||
#endif /* _NGBE_TYPE_H_ */
|
||||
|
@ -1,43 +0,0 @@
|
||||
/* SPDX-License-Identifier: GPL-2.0 */
|
||||
/* Copyright (c) 2015 - 2022 Beijing WangXun Technology Co., Ltd. */
|
||||
|
||||
#ifndef _TXGBE_H_
|
||||
#define _TXGBE_H_
|
||||
|
||||
#define TXGBE_MAX_FDIR_INDICES 63
|
||||
|
||||
#define TXGBE_MAX_RX_QUEUES (TXGBE_MAX_FDIR_INDICES + 1)
|
||||
#define TXGBE_MAX_TX_QUEUES (TXGBE_MAX_FDIR_INDICES + 1)
|
||||
|
||||
#define TXGBE_SP_MAX_TX_QUEUES 128
|
||||
#define TXGBE_SP_MAX_RX_QUEUES 128
|
||||
#define TXGBE_SP_RAR_ENTRIES 128
|
||||
#define TXGBE_SP_MC_TBL_SIZE 128
|
||||
|
||||
struct txgbe_mac_addr {
|
||||
u8 addr[ETH_ALEN];
|
||||
u16 state; /* bitmask */
|
||||
u64 pools;
|
||||
};
|
||||
|
||||
#define TXGBE_MAC_STATE_DEFAULT 0x1
|
||||
#define TXGBE_MAC_STATE_MODIFIED 0x2
|
||||
#define TXGBE_MAC_STATE_IN_USE 0x4
|
||||
|
||||
/* board specific private data structure */
|
||||
struct txgbe_adapter {
|
||||
u8 __iomem *io_addr; /* Mainly for iounmap use */
|
||||
/* OS defined structs */
|
||||
struct net_device *netdev;
|
||||
struct pci_dev *pdev;
|
||||
|
||||
/* structs defined in txgbe_type.h */
|
||||
struct txgbe_hw hw;
|
||||
u16 msg_enable;
|
||||
struct txgbe_mac_addr *mac_table;
|
||||
char eeprom_id[32];
|
||||
};
|
||||
|
||||
extern char txgbe_driver_name[];
|
||||
|
||||
#endif /* _TXGBE_H_ */
|
@ -12,70 +12,67 @@
|
||||
#include "../libwx/wx_hw.h"
|
||||
#include "txgbe_type.h"
|
||||
#include "txgbe_hw.h"
|
||||
#include "txgbe.h"
|
||||
|
||||
/**
|
||||
* txgbe_init_thermal_sensor_thresh - Inits thermal sensor thresholds
|
||||
* @hw: pointer to hardware structure
|
||||
* @wx: pointer to hardware structure
|
||||
*
|
||||
* Inits the thermal sensor thresholds according to the NVM map
|
||||
* and save off the threshold and location values into mac.thermal_sensor_data
|
||||
**/
|
||||
static void txgbe_init_thermal_sensor_thresh(struct txgbe_hw *hw)
|
||||
static void txgbe_init_thermal_sensor_thresh(struct wx *wx)
|
||||
{
|
||||
struct wx_hw *wxhw = &hw->wxhw;
|
||||
struct wx_thermal_sensor_data *data = &wxhw->mac.sensor;
|
||||
struct wx_thermal_sensor_data *data = &wx->mac.sensor;
|
||||
|
||||
memset(data, 0, sizeof(struct wx_thermal_sensor_data));
|
||||
|
||||
/* Only support thermal sensors attached to SP physical port 0 */
|
||||
if (wxhw->bus.func)
|
||||
if (wx->bus.func)
|
||||
return;
|
||||
|
||||
wr32(wxhw, TXGBE_TS_CTL, TXGBE_TS_CTL_EVAL_MD);
|
||||
wr32(wx, TXGBE_TS_CTL, TXGBE_TS_CTL_EVAL_MD);
|
||||
|
||||
wr32(wxhw, WX_TS_INT_EN,
|
||||
wr32(wx, WX_TS_INT_EN,
|
||||
WX_TS_INT_EN_ALARM_INT_EN | WX_TS_INT_EN_DALARM_INT_EN);
|
||||
wr32(wxhw, WX_TS_EN, WX_TS_EN_ENA);
|
||||
wr32(wx, WX_TS_EN, WX_TS_EN_ENA);
|
||||
|
||||
data->alarm_thresh = 100;
|
||||
wr32(wxhw, WX_TS_ALARM_THRE, 677);
|
||||
wr32(wx, WX_TS_ALARM_THRE, 677);
|
||||
data->dalarm_thresh = 90;
|
||||
wr32(wxhw, WX_TS_DALARM_THRE, 614);
|
||||
wr32(wx, WX_TS_DALARM_THRE, 614);
|
||||
}
|
||||
|
||||
/**
|
||||
* txgbe_read_pba_string - Reads part number string from EEPROM
|
||||
* @hw: pointer to hardware structure
|
||||
* @wx: pointer to hardware structure
|
||||
* @pba_num: stores the part number string from the EEPROM
|
||||
* @pba_num_size: part number string buffer length
|
||||
*
|
||||
* Reads the part number string from the EEPROM.
|
||||
**/
|
||||
int txgbe_read_pba_string(struct txgbe_hw *hw, u8 *pba_num, u32 pba_num_size)
|
||||
int txgbe_read_pba_string(struct wx *wx, u8 *pba_num, u32 pba_num_size)
|
||||
{
|
||||
u16 pba_ptr, offset, length, data;
|
||||
struct wx_hw *wxhw = &hw->wxhw;
|
||||
int ret_val;
|
||||
|
||||
if (!pba_num) {
|
||||
wx_err(wxhw, "PBA string buffer was null\n");
|
||||
wx_err(wx, "PBA string buffer was null\n");
|
||||
return -EINVAL;
|
||||
}
|
||||
|
||||
ret_val = wx_read_ee_hostif(wxhw,
|
||||
wxhw->eeprom.sw_region_offset + TXGBE_PBANUM0_PTR,
|
||||
ret_val = wx_read_ee_hostif(wx,
|
||||
wx->eeprom.sw_region_offset + TXGBE_PBANUM0_PTR,
|
||||
&data);
|
||||
if (ret_val != 0) {
|
||||
wx_err(wxhw, "NVM Read Error\n");
|
||||
wx_err(wx, "NVM Read Error\n");
|
||||
return ret_val;
|
||||
}
|
||||
|
||||
ret_val = wx_read_ee_hostif(wxhw,
|
||||
wxhw->eeprom.sw_region_offset + TXGBE_PBANUM1_PTR,
|
||||
ret_val = wx_read_ee_hostif(wx,
|
||||
wx->eeprom.sw_region_offset + TXGBE_PBANUM1_PTR,
|
||||
&pba_ptr);
|
||||
if (ret_val != 0) {
|
||||
wx_err(wxhw, "NVM Read Error\n");
|
||||
wx_err(wx, "NVM Read Error\n");
|
||||
return ret_val;
|
||||
}
|
||||
|
||||
@ -84,11 +81,11 @@ int txgbe_read_pba_string(struct txgbe_hw *hw, u8 *pba_num, u32 pba_num_size)
|
||||
* and we can decode it into an ascii string
|
||||
*/
|
||||
if (data != TXGBE_PBANUM_PTR_GUARD) {
|
||||
wx_err(wxhw, "NVM PBA number is not stored as string\n");
|
||||
wx_err(wx, "NVM PBA number is not stored as string\n");
|
||||
|
||||
/* we will need 11 characters to store the PBA */
|
||||
if (pba_num_size < 11) {
|
||||
wx_err(wxhw, "PBA string buffer too small\n");
|
||||
wx_err(wx, "PBA string buffer too small\n");
|
||||
return -ENOMEM;
|
||||
}
|
||||
|
||||
@ -118,20 +115,20 @@ int txgbe_read_pba_string(struct txgbe_hw *hw, u8 *pba_num, u32 pba_num_size)
|
||||
return 0;
|
||||
}
|
||||
|
||||
ret_val = wx_read_ee_hostif(wxhw, pba_ptr, &length);
|
||||
ret_val = wx_read_ee_hostif(wx, pba_ptr, &length);
|
||||
if (ret_val != 0) {
|
||||
wx_err(wxhw, "NVM Read Error\n");
|
||||
wx_err(wx, "NVM Read Error\n");
|
||||
return ret_val;
|
||||
}
|
||||
|
||||
if (length == 0xFFFF || length == 0) {
|
||||
wx_err(wxhw, "NVM PBA number section invalid length\n");
|
||||
wx_err(wx, "NVM PBA number section invalid length\n");
|
||||
return -EINVAL;
|
||||
}
|
||||
|
||||
/* check if pba_num buffer is big enough */
|
||||
if (pba_num_size < (((u32)length * 2) - 1)) {
|
||||
wx_err(wxhw, "PBA string buffer too small\n");
|
||||
wx_err(wx, "PBA string buffer too small\n");
|
||||
return -ENOMEM;
|
||||
}
|
||||
|
||||
@ -140,9 +137,9 @@ int txgbe_read_pba_string(struct txgbe_hw *hw, u8 *pba_num, u32 pba_num_size)
|
||||
length--;
|
||||
|
||||
for (offset = 0; offset < length; offset++) {
|
||||
ret_val = wx_read_ee_hostif(wxhw, pba_ptr + offset, &data);
|
||||
ret_val = wx_read_ee_hostif(wx, pba_ptr + offset, &data);
|
||||
if (ret_val != 0) {
|
||||
wx_err(wxhw, "NVM Read Error\n");
|
||||
wx_err(wx, "NVM Read Error\n");
|
||||
return ret_val;
|
||||
}
|
||||
pba_num[offset * 2] = (u8)(data >> 8);
|
||||
@ -155,14 +152,13 @@ int txgbe_read_pba_string(struct txgbe_hw *hw, u8 *pba_num, u32 pba_num_size)
|
||||
|
||||
/**
|
||||
* txgbe_calc_eeprom_checksum - Calculates and returns the checksum
|
||||
* @hw: pointer to hardware structure
|
||||
* @wx: pointer to hardware structure
|
||||
* @checksum: pointer to cheksum
|
||||
*
|
||||
* Returns a negative error code on error
|
||||
**/
|
||||
static int txgbe_calc_eeprom_checksum(struct txgbe_hw *hw, u16 *checksum)
|
||||
static int txgbe_calc_eeprom_checksum(struct wx *wx, u16 *checksum)
|
||||
{
|
||||
struct wx_hw *wxhw = &hw->wxhw;
|
||||
u16 *eeprom_ptrs = NULL;
|
||||
u32 buffer_size = 0;
|
||||
u16 *buffer = NULL;
|
||||
@ -170,7 +166,7 @@ static int txgbe_calc_eeprom_checksum(struct txgbe_hw *hw, u16 *checksum)
|
||||
int status;
|
||||
u16 i;
|
||||
|
||||
wx_init_eeprom_params(wxhw);
|
||||
wx_init_eeprom_params(wx);
|
||||
|
||||
if (!buffer) {
|
||||
eeprom_ptrs = kvmalloc_array(TXGBE_EEPROM_LAST_WORD, sizeof(u16),
|
||||
@ -178,11 +174,11 @@ static int txgbe_calc_eeprom_checksum(struct txgbe_hw *hw, u16 *checksum)
|
||||
if (!eeprom_ptrs)
|
||||
return -ENOMEM;
|
||||
/* Read pointer area */
|
||||
status = wx_read_ee_hostif_buffer(wxhw, 0,
|
||||
status = wx_read_ee_hostif_buffer(wx, 0,
|
||||
TXGBE_EEPROM_LAST_WORD,
|
||||
eeprom_ptrs);
|
||||
if (status != 0) {
|
||||
wx_err(wxhw, "Failed to read EEPROM image\n");
|
||||
wx_err(wx, "Failed to read EEPROM image\n");
|
||||
kvfree(eeprom_ptrs);
|
||||
return status;
|
||||
}
|
||||
@ -194,7 +190,7 @@ static int txgbe_calc_eeprom_checksum(struct txgbe_hw *hw, u16 *checksum)
|
||||
}
|
||||
|
||||
for (i = 0; i < TXGBE_EEPROM_LAST_WORD; i++)
|
||||
if (i != wxhw->eeprom.sw_region_offset + TXGBE_EEPROM_CHECKSUM)
|
||||
if (i != wx->eeprom.sw_region_offset + TXGBE_EEPROM_CHECKSUM)
|
||||
*checksum += local_buffer[i];
|
||||
|
||||
if (eeprom_ptrs)
|
||||
@ -210,15 +206,14 @@ static int txgbe_calc_eeprom_checksum(struct txgbe_hw *hw, u16 *checksum)
|
||||
|
||||
/**
|
||||
* txgbe_validate_eeprom_checksum - Validate EEPROM checksum
|
||||
* @hw: pointer to hardware structure
|
||||
* @wx: pointer to hardware structure
|
||||
* @checksum_val: calculated checksum
|
||||
*
|
||||
* Performs checksum calculation and validates the EEPROM checksum. If the
|
||||
* caller does not need checksum_val, the value can be NULL.
|
||||
**/
|
||||
int txgbe_validate_eeprom_checksum(struct txgbe_hw *hw, u16 *checksum_val)
|
||||
int txgbe_validate_eeprom_checksum(struct wx *wx, u16 *checksum_val)
|
||||
{
|
||||
struct wx_hw *wxhw = &hw->wxhw;
|
||||
u16 read_checksum = 0;
|
||||
u16 checksum;
|
||||
int status;
|
||||
@ -227,18 +222,18 @@ int txgbe_validate_eeprom_checksum(struct txgbe_hw *hw, u16 *checksum_val)
|
||||
* not continue or we could be in for a very long wait while every
|
||||
* EEPROM read fails
|
||||
*/
|
||||
status = wx_read_ee_hostif(wxhw, 0, &checksum);
|
||||
status = wx_read_ee_hostif(wx, 0, &checksum);
|
||||
if (status) {
|
||||
wx_err(wxhw, "EEPROM read failed\n");
|
||||
wx_err(wx, "EEPROM read failed\n");
|
||||
return status;
|
||||
}
|
||||
|
||||
checksum = 0;
|
||||
status = txgbe_calc_eeprom_checksum(hw, &checksum);
|
||||
status = txgbe_calc_eeprom_checksum(wx, &checksum);
|
||||
if (status != 0)
|
||||
return status;
|
||||
|
||||
status = wx_read_ee_hostif(wxhw, wxhw->eeprom.sw_region_offset +
|
||||
status = wx_read_ee_hostif(wx, wx->eeprom.sw_region_offset +
|
||||
TXGBE_EEPROM_CHECKSUM, &read_checksum);
|
||||
if (status != 0)
|
||||
return status;
|
||||
@ -248,7 +243,7 @@ int txgbe_validate_eeprom_checksum(struct txgbe_hw *hw, u16 *checksum_val)
|
||||
*/
|
||||
if (read_checksum != checksum) {
|
||||
status = -EIO;
|
||||
wx_err(wxhw, "Invalid EEPROM checksum\n");
|
||||
wx_err(wx, "Invalid EEPROM checksum\n");
|
||||
}
|
||||
|
||||
/* If the user cares, return the calculated checksum */
|
||||
@ -258,55 +253,52 @@ int txgbe_validate_eeprom_checksum(struct txgbe_hw *hw, u16 *checksum_val)
|
||||
return status;
|
||||
}
|
||||
|
||||
static void txgbe_reset_misc(struct txgbe_hw *hw)
|
||||
static void txgbe_reset_misc(struct wx *wx)
|
||||
{
|
||||
struct wx_hw *wxhw = &hw->wxhw;
|
||||
|
||||
wx_reset_misc(wxhw);
|
||||
txgbe_init_thermal_sensor_thresh(hw);
|
||||
wx_reset_misc(wx);
|
||||
txgbe_init_thermal_sensor_thresh(wx);
|
||||
}
|
||||
|
||||
/**
|
||||
* txgbe_reset_hw - Perform hardware reset
|
||||
* @hw: pointer to hardware structure
|
||||
* @wx: pointer to wx structure
|
||||
*
|
||||
* Resets the hardware by resetting the transmit and receive units, masks
|
||||
* and clears all interrupts, perform a PHY reset, and perform a link (MAC)
|
||||
* reset.
|
||||
**/
|
||||
int txgbe_reset_hw(struct txgbe_hw *hw)
|
||||
int txgbe_reset_hw(struct wx *wx)
|
||||
{
|
||||
struct wx_hw *wxhw = &hw->wxhw;
|
||||
int status;
|
||||
|
||||
/* Call adapter stop to disable tx/rx and clear interrupts */
|
||||
status = wx_stop_adapter(wxhw);
|
||||
status = wx_stop_adapter(wx);
|
||||
if (status != 0)
|
||||
return status;
|
||||
|
||||
if (!(((wxhw->subsystem_device_id & WX_NCSI_MASK) == WX_NCSI_SUP) ||
|
||||
((wxhw->subsystem_device_id & WX_WOL_MASK) == WX_WOL_SUP)))
|
||||
wx_reset_hostif(wxhw);
|
||||
if (!(((wx->subsystem_device_id & WX_NCSI_MASK) == WX_NCSI_SUP) ||
|
||||
((wx->subsystem_device_id & WX_WOL_MASK) == WX_WOL_SUP)))
|
||||
wx_reset_hostif(wx);
|
||||
|
||||
usleep_range(10, 100);
|
||||
|
||||
status = wx_check_flash_load(wxhw, TXGBE_SPI_ILDR_STATUS_LAN_SW_RST(wxhw->bus.func));
|
||||
status = wx_check_flash_load(wx, TXGBE_SPI_ILDR_STATUS_LAN_SW_RST(wx->bus.func));
|
||||
if (status != 0)
|
||||
return status;
|
||||
|
||||
txgbe_reset_misc(hw);
|
||||
txgbe_reset_misc(wx);
|
||||
|
||||
/* Store the permanent mac address */
|
||||
wx_get_mac_addr(wxhw, wxhw->mac.perm_addr);
|
||||
wx_get_mac_addr(wx, wx->mac.perm_addr);
|
||||
|
||||
/* Store MAC address from RAR0, clear receive address registers, and
|
||||
* clear the multicast table. Also reset num_rar_entries to 128,
|
||||
* since we modify this value when programming the SAN MAC address.
|
||||
*/
|
||||
wxhw->mac.num_rar_entries = TXGBE_SP_RAR_ENTRIES;
|
||||
wx_init_rx_addrs(wxhw);
|
||||
wx->mac.num_rar_entries = TXGBE_SP_RAR_ENTRIES;
|
||||
wx_init_rx_addrs(wx);
|
||||
|
||||
pci_set_master(wxhw->pdev);
|
||||
pci_set_master(wx->pdev);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
@ -4,8 +4,8 @@
|
||||
#ifndef _TXGBE_HW_H_
|
||||
#define _TXGBE_HW_H_
|
||||
|
||||
int txgbe_read_pba_string(struct txgbe_hw *hw, u8 *pba_num, u32 pba_num_size);
|
||||
int txgbe_validate_eeprom_checksum(struct txgbe_hw *hw, u16 *checksum_val);
|
||||
int txgbe_reset_hw(struct txgbe_hw *hw);
|
||||
int txgbe_read_pba_string(struct wx *wx, u8 *pba_num, u32 pba_num_size);
|
||||
int txgbe_validate_eeprom_checksum(struct wx *wx, u16 *checksum_val);
|
||||
int txgbe_reset_hw(struct wx *wx);
|
||||
|
||||
#endif /* _TXGBE_HW_H_ */
|
||||
|
@ -14,7 +14,6 @@
|
||||
#include "../libwx/wx_hw.h"
|
||||
#include "txgbe_type.h"
|
||||
#include "txgbe_hw.h"
|
||||
#include "txgbe.h"
|
||||
|
||||
char txgbe_driver_name[] = "txgbe";
|
||||
|
||||
@ -35,26 +34,26 @@ static const struct pci_device_id txgbe_pci_tbl[] = {
|
||||
|
||||
#define DEFAULT_DEBUG_LEVEL_SHIFT 3
|
||||
|
||||
static void txgbe_check_minimum_link(struct txgbe_adapter *adapter)
|
||||
static void txgbe_check_minimum_link(struct wx *wx)
|
||||
{
|
||||
struct pci_dev *pdev;
|
||||
|
||||
pdev = adapter->pdev;
|
||||
pdev = wx->pdev;
|
||||
pcie_print_link_status(pdev);
|
||||
}
|
||||
|
||||
/**
|
||||
* txgbe_enumerate_functions - Get the number of ports this device has
|
||||
* @adapter: adapter structure
|
||||
* @wx: wx structure
|
||||
*
|
||||
* This function enumerates the phsyical functions co-located on a single slot,
|
||||
* in order to determine how many ports a device has. This is most useful in
|
||||
* determining the required GT/s of PCIe bandwidth necessary for optimal
|
||||
* performance.
|
||||
**/
|
||||
static int txgbe_enumerate_functions(struct txgbe_adapter *adapter)
|
||||
static int txgbe_enumerate_functions(struct wx *wx)
|
||||
{
|
||||
struct pci_dev *entry, *pdev = adapter->pdev;
|
||||
struct pci_dev *entry, *pdev = wx->pdev;
|
||||
int physfns = 0;
|
||||
|
||||
list_for_each_entry(entry, &pdev->bus->devices, bus_list) {
|
||||
@ -73,197 +72,90 @@ static int txgbe_enumerate_functions(struct txgbe_adapter *adapter)
|
||||
return physfns;
|
||||
}
|
||||
|
||||
static void txgbe_sync_mac_table(struct txgbe_adapter *adapter)
|
||||
static void txgbe_up_complete(struct wx *wx)
|
||||
{
|
||||
struct txgbe_hw *hw = &adapter->hw;
|
||||
struct wx_hw *wxhw = &hw->wxhw;
|
||||
int i;
|
||||
|
||||
for (i = 0; i < wxhw->mac.num_rar_entries; i++) {
|
||||
if (adapter->mac_table[i].state & TXGBE_MAC_STATE_MODIFIED) {
|
||||
if (adapter->mac_table[i].state & TXGBE_MAC_STATE_IN_USE) {
|
||||
wx_set_rar(wxhw, i,
|
||||
adapter->mac_table[i].addr,
|
||||
adapter->mac_table[i].pools,
|
||||
WX_PSR_MAC_SWC_AD_H_AV);
|
||||
} else {
|
||||
wx_clear_rar(wxhw, i);
|
||||
}
|
||||
adapter->mac_table[i].state &= ~(TXGBE_MAC_STATE_MODIFIED);
|
||||
}
|
||||
}
|
||||
wx_control_hw(wx, true);
|
||||
}
|
||||
|
||||
/* this function destroys the first RAR entry */
|
||||
static void txgbe_mac_set_default_filter(struct txgbe_adapter *adapter,
|
||||
u8 *addr)
|
||||
static void txgbe_reset(struct wx *wx)
|
||||
{
|
||||
struct wx_hw *wxhw = &adapter->hw.wxhw;
|
||||
|
||||
memcpy(&adapter->mac_table[0].addr, addr, ETH_ALEN);
|
||||
adapter->mac_table[0].pools = 1ULL;
|
||||
adapter->mac_table[0].state = (TXGBE_MAC_STATE_DEFAULT |
|
||||
TXGBE_MAC_STATE_IN_USE);
|
||||
wx_set_rar(wxhw, 0, adapter->mac_table[0].addr,
|
||||
adapter->mac_table[0].pools,
|
||||
WX_PSR_MAC_SWC_AD_H_AV);
|
||||
}
|
||||
|
||||
static void txgbe_flush_sw_mac_table(struct txgbe_adapter *adapter)
|
||||
{
|
||||
struct wx_hw *wxhw = &adapter->hw.wxhw;
|
||||
u32 i;
|
||||
|
||||
for (i = 0; i < wxhw->mac.num_rar_entries; i++) {
|
||||
adapter->mac_table[i].state |= TXGBE_MAC_STATE_MODIFIED;
|
||||
adapter->mac_table[i].state &= ~TXGBE_MAC_STATE_IN_USE;
|
||||
memset(adapter->mac_table[i].addr, 0, ETH_ALEN);
|
||||
adapter->mac_table[i].pools = 0;
|
||||
}
|
||||
txgbe_sync_mac_table(adapter);
|
||||
}
|
||||
|
||||
static int txgbe_del_mac_filter(struct txgbe_adapter *adapter, u8 *addr, u16 pool)
|
||||
{
|
||||
struct wx_hw *wxhw = &adapter->hw.wxhw;
|
||||
u32 i;
|
||||
|
||||
if (is_zero_ether_addr(addr))
|
||||
return -EINVAL;
|
||||
|
||||
/* search table for addr, if found, set to 0 and sync */
|
||||
for (i = 0; i < wxhw->mac.num_rar_entries; i++) {
|
||||
if (ether_addr_equal(addr, adapter->mac_table[i].addr)) {
|
||||
if (adapter->mac_table[i].pools & (1ULL << pool)) {
|
||||
adapter->mac_table[i].state |= TXGBE_MAC_STATE_MODIFIED;
|
||||
adapter->mac_table[i].state &= ~TXGBE_MAC_STATE_IN_USE;
|
||||
adapter->mac_table[i].pools &= ~(1ULL << pool);
|
||||
txgbe_sync_mac_table(adapter);
|
||||
}
|
||||
return 0;
|
||||
}
|
||||
|
||||
if (adapter->mac_table[i].pools != (1 << pool))
|
||||
continue;
|
||||
if (!ether_addr_equal(addr, adapter->mac_table[i].addr))
|
||||
continue;
|
||||
|
||||
adapter->mac_table[i].state |= TXGBE_MAC_STATE_MODIFIED;
|
||||
adapter->mac_table[i].state &= ~TXGBE_MAC_STATE_IN_USE;
|
||||
memset(adapter->mac_table[i].addr, 0, ETH_ALEN);
|
||||
adapter->mac_table[i].pools = 0;
|
||||
txgbe_sync_mac_table(adapter);
|
||||
return 0;
|
||||
}
|
||||
return -ENOMEM;
|
||||
}
|
||||
|
||||
static void txgbe_up_complete(struct txgbe_adapter *adapter)
|
||||
{
|
||||
struct txgbe_hw *hw = &adapter->hw;
|
||||
struct wx_hw *wxhw = &hw->wxhw;
|
||||
|
||||
wx_control_hw(wxhw, true);
|
||||
}
|
||||
|
||||
static void txgbe_reset(struct txgbe_adapter *adapter)
|
||||
{
|
||||
struct net_device *netdev = adapter->netdev;
|
||||
struct txgbe_hw *hw = &adapter->hw;
|
||||
struct net_device *netdev = wx->netdev;
|
||||
u8 old_addr[ETH_ALEN];
|
||||
int err;
|
||||
|
||||
err = txgbe_reset_hw(hw);
|
||||
err = txgbe_reset_hw(wx);
|
||||
if (err != 0)
|
||||
dev_err(&adapter->pdev->dev, "Hardware Error: %d\n", err);
|
||||
wx_err(wx, "Hardware Error: %d\n", err);
|
||||
|
||||
/* do not flush user set addresses */
|
||||
memcpy(old_addr, &adapter->mac_table[0].addr, netdev->addr_len);
|
||||
txgbe_flush_sw_mac_table(adapter);
|
||||
txgbe_mac_set_default_filter(adapter, old_addr);
|
||||
memcpy(old_addr, &wx->mac_table[0].addr, netdev->addr_len);
|
||||
wx_flush_sw_mac_table(wx);
|
||||
wx_mac_set_default_filter(wx, old_addr);
|
||||
}
|
||||
|
||||
static void txgbe_disable_device(struct txgbe_adapter *adapter)
|
||||
static void txgbe_disable_device(struct wx *wx)
|
||||
{
|
||||
struct net_device *netdev = adapter->netdev;
|
||||
struct wx_hw *wxhw = &adapter->hw.wxhw;
|
||||
struct net_device *netdev = wx->netdev;
|
||||
|
||||
wx_disable_pcie_master(wxhw);
|
||||
wx_disable_pcie_master(wx);
|
||||
/* disable receives */
|
||||
wx_disable_rx(wxhw);
|
||||
wx_disable_rx(wx);
|
||||
|
||||
netif_carrier_off(netdev);
|
||||
netif_tx_disable(netdev);
|
||||
|
||||
if (wxhw->bus.func < 2)
|
||||
wr32m(wxhw, TXGBE_MIS_PRB_CTL, TXGBE_MIS_PRB_CTL_LAN_UP(wxhw->bus.func), 0);
|
||||
if (wx->bus.func < 2)
|
||||
wr32m(wx, TXGBE_MIS_PRB_CTL, TXGBE_MIS_PRB_CTL_LAN_UP(wx->bus.func), 0);
|
||||
else
|
||||
dev_err(&adapter->pdev->dev,
|
||||
"%s: invalid bus lan id %d\n",
|
||||
__func__, wxhw->bus.func);
|
||||
wx_err(wx, "%s: invalid bus lan id %d\n",
|
||||
__func__, wx->bus.func);
|
||||
|
||||
if (!(((wxhw->subsystem_device_id & WX_NCSI_MASK) == WX_NCSI_SUP) ||
|
||||
((wxhw->subsystem_device_id & WX_WOL_MASK) == WX_WOL_SUP))) {
|
||||
if (!(((wx->subsystem_device_id & WX_NCSI_MASK) == WX_NCSI_SUP) ||
|
||||
((wx->subsystem_device_id & WX_WOL_MASK) == WX_WOL_SUP))) {
|
||||
/* disable mac transmiter */
|
||||
wr32m(wxhw, WX_MAC_TX_CFG, WX_MAC_TX_CFG_TE, 0);
|
||||
wr32m(wx, WX_MAC_TX_CFG, WX_MAC_TX_CFG_TE, 0);
|
||||
}
|
||||
|
||||
/* Disable the Tx DMA engine */
|
||||
wr32m(wxhw, WX_TDM_CTL, WX_TDM_CTL_TE, 0);
|
||||
wr32m(wx, WX_TDM_CTL, WX_TDM_CTL_TE, 0);
|
||||
}
|
||||
|
||||
static void txgbe_down(struct txgbe_adapter *adapter)
|
||||
static void txgbe_down(struct wx *wx)
|
||||
{
|
||||
txgbe_disable_device(adapter);
|
||||
txgbe_reset(adapter);
|
||||
txgbe_disable_device(wx);
|
||||
txgbe_reset(wx);
|
||||
}
|
||||
|
||||
/**
|
||||
* txgbe_sw_init - Initialize general software structures (struct txgbe_adapter)
|
||||
* @adapter: board private structure to initialize
|
||||
* txgbe_sw_init - Initialize general software structures (struct wx)
|
||||
* @wx: board private structure to initialize
|
||||
**/
|
||||
static int txgbe_sw_init(struct txgbe_adapter *adapter)
|
||||
static int txgbe_sw_init(struct wx *wx)
|
||||
{
|
||||
struct pci_dev *pdev = adapter->pdev;
|
||||
struct txgbe_hw *hw = &adapter->hw;
|
||||
struct wx_hw *wxhw = &hw->wxhw;
|
||||
int err;
|
||||
|
||||
wxhw->hw_addr = adapter->io_addr;
|
||||
wxhw->pdev = pdev;
|
||||
wx->mac.num_rar_entries = TXGBE_SP_RAR_ENTRIES;
|
||||
wx->mac.max_tx_queues = TXGBE_SP_MAX_TX_QUEUES;
|
||||
wx->mac.max_rx_queues = TXGBE_SP_MAX_RX_QUEUES;
|
||||
wx->mac.mcft_size = TXGBE_SP_MC_TBL_SIZE;
|
||||
|
||||
/* PCI config space info */
|
||||
err = wx_sw_init(wxhw);
|
||||
err = wx_sw_init(wx);
|
||||
if (err < 0) {
|
||||
netif_err(adapter, probe, adapter->netdev,
|
||||
"read of internal subsystem device id failed\n");
|
||||
wx_err(wx, "read of internal subsystem device id failed\n");
|
||||
return err;
|
||||
}
|
||||
|
||||
switch (wxhw->device_id) {
|
||||
switch (wx->device_id) {
|
||||
case TXGBE_DEV_ID_SP1000:
|
||||
case TXGBE_DEV_ID_WX1820:
|
||||
wxhw->mac.type = wx_mac_sp;
|
||||
wx->mac.type = wx_mac_sp;
|
||||
break;
|
||||
default:
|
||||
wxhw->mac.type = wx_mac_unknown;
|
||||
wx->mac.type = wx_mac_unknown;
|
||||
break;
|
||||
}
|
||||
|
||||
wxhw->mac.num_rar_entries = TXGBE_SP_RAR_ENTRIES;
|
||||
wxhw->mac.max_tx_queues = TXGBE_SP_MAX_TX_QUEUES;
|
||||
wxhw->mac.max_rx_queues = TXGBE_SP_MAX_RX_QUEUES;
|
||||
wxhw->mac.mcft_size = TXGBE_SP_MC_TBL_SIZE;
|
||||
|
||||
adapter->mac_table = kcalloc(wxhw->mac.num_rar_entries,
|
||||
sizeof(struct txgbe_mac_addr),
|
||||
GFP_KERNEL);
|
||||
if (!adapter->mac_table) {
|
||||
netif_err(adapter, probe, adapter->netdev,
|
||||
"mac_table allocation failed\n");
|
||||
return -ENOMEM;
|
||||
}
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
@ -278,23 +170,23 @@ static int txgbe_sw_init(struct txgbe_adapter *adapter)
|
||||
**/
|
||||
static int txgbe_open(struct net_device *netdev)
|
||||
{
|
||||
struct txgbe_adapter *adapter = netdev_priv(netdev);
|
||||
struct wx *wx = netdev_priv(netdev);
|
||||
|
||||
txgbe_up_complete(adapter);
|
||||
txgbe_up_complete(wx);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
/**
|
||||
* txgbe_close_suspend - actions necessary to both suspend and close flows
|
||||
* @adapter: the private adapter struct
|
||||
* @wx: the private wx struct
|
||||
*
|
||||
* This function should contain the necessary work common to both suspending
|
||||
* and closing of the device.
|
||||
*/
|
||||
static void txgbe_close_suspend(struct txgbe_adapter *adapter)
|
||||
static void txgbe_close_suspend(struct wx *wx)
|
||||
{
|
||||
txgbe_disable_device(adapter);
|
||||
txgbe_disable_device(wx);
|
||||
}
|
||||
|
||||
/**
|
||||
@ -310,29 +202,28 @@ static void txgbe_close_suspend(struct txgbe_adapter *adapter)
|
||||
**/
|
||||
static int txgbe_close(struct net_device *netdev)
|
||||
{
|
||||
struct txgbe_adapter *adapter = netdev_priv(netdev);
|
||||
struct wx *wx = netdev_priv(netdev);
|
||||
|
||||
txgbe_down(adapter);
|
||||
wx_control_hw(&adapter->hw.wxhw, false);
|
||||
txgbe_down(wx);
|
||||
wx_control_hw(wx, false);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static void txgbe_dev_shutdown(struct pci_dev *pdev, bool *enable_wake)
|
||||
{
|
||||
struct txgbe_adapter *adapter = pci_get_drvdata(pdev);
|
||||
struct net_device *netdev = adapter->netdev;
|
||||
struct txgbe_hw *hw = &adapter->hw;
|
||||
struct wx_hw *wxhw = &hw->wxhw;
|
||||
struct wx *wx = pci_get_drvdata(pdev);
|
||||
struct net_device *netdev;
|
||||
|
||||
netdev = wx->netdev;
|
||||
netif_device_detach(netdev);
|
||||
|
||||
rtnl_lock();
|
||||
if (netif_running(netdev))
|
||||
txgbe_close_suspend(adapter);
|
||||
txgbe_close_suspend(wx);
|
||||
rtnl_unlock();
|
||||
|
||||
wx_control_hw(wxhw, false);
|
||||
wx_control_hw(wx, false);
|
||||
|
||||
pci_disable_device(pdev);
|
||||
}
|
||||
@ -355,39 +246,12 @@ static netdev_tx_t txgbe_xmit_frame(struct sk_buff *skb,
|
||||
return NETDEV_TX_OK;
|
||||
}
|
||||
|
||||
/**
|
||||
* txgbe_set_mac - Change the Ethernet Address of the NIC
|
||||
* @netdev: network interface device structure
|
||||
* @p: pointer to an address structure
|
||||
*
|
||||
* Returns 0 on success, negative on failure
|
||||
**/
|
||||
static int txgbe_set_mac(struct net_device *netdev, void *p)
|
||||
{
|
||||
struct txgbe_adapter *adapter = netdev_priv(netdev);
|
||||
struct wx_hw *wxhw = &adapter->hw.wxhw;
|
||||
struct sockaddr *addr = p;
|
||||
int retval;
|
||||
|
||||
retval = eth_prepare_mac_addr_change(netdev, addr);
|
||||
if (retval)
|
||||
return retval;
|
||||
|
||||
txgbe_del_mac_filter(adapter, wxhw->mac.addr, 0);
|
||||
eth_hw_addr_set(netdev, addr->sa_data);
|
||||
memcpy(wxhw->mac.addr, addr->sa_data, netdev->addr_len);
|
||||
|
||||
txgbe_mac_set_default_filter(adapter, wxhw->mac.addr);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static const struct net_device_ops txgbe_netdev_ops = {
|
||||
.ndo_open = txgbe_open,
|
||||
.ndo_stop = txgbe_close,
|
||||
.ndo_start_xmit = txgbe_xmit_frame,
|
||||
.ndo_validate_addr = eth_validate_addr,
|
||||
.ndo_set_mac_address = txgbe_set_mac,
|
||||
.ndo_set_mac_address = wx_set_mac,
|
||||
};
|
||||
|
||||
/**
|
||||
@ -398,17 +262,15 @@ static const struct net_device_ops txgbe_netdev_ops = {
|
||||
* Returns 0 on success, negative on failure
|
||||
*
|
||||
* txgbe_probe initializes an adapter identified by a pci_dev structure.
|
||||
* The OS initialization, configuring of the adapter private structure,
|
||||
* The OS initialization, configuring of the wx private structure,
|
||||
* and a hardware reset occur.
|
||||
**/
|
||||
static int txgbe_probe(struct pci_dev *pdev,
|
||||
const struct pci_device_id __always_unused *ent)
|
||||
{
|
||||
struct txgbe_adapter *adapter = NULL;
|
||||
struct txgbe_hw *hw = NULL;
|
||||
struct wx_hw *wxhw = NULL;
|
||||
struct net_device *netdev;
|
||||
int err, expected_gts;
|
||||
struct wx *wx = NULL;
|
||||
|
||||
u16 eeprom_verh = 0, eeprom_verl = 0, offset = 0;
|
||||
u16 eeprom_cfg_blkh = 0, eeprom_cfg_blkl = 0;
|
||||
@ -440,7 +302,7 @@ static int txgbe_probe(struct pci_dev *pdev,
|
||||
pci_set_master(pdev);
|
||||
|
||||
netdev = devm_alloc_etherdev_mqs(&pdev->dev,
|
||||
sizeof(struct txgbe_adapter),
|
||||
sizeof(struct wx),
|
||||
TXGBE_MAX_TX_QUEUES,
|
||||
TXGBE_MAX_RX_QUEUES);
|
||||
if (!netdev) {
|
||||
@ -450,17 +312,16 @@ static int txgbe_probe(struct pci_dev *pdev,
|
||||
|
||||
SET_NETDEV_DEV(netdev, &pdev->dev);
|
||||
|
||||
adapter = netdev_priv(netdev);
|
||||
adapter->netdev = netdev;
|
||||
adapter->pdev = pdev;
|
||||
hw = &adapter->hw;
|
||||
wxhw = &hw->wxhw;
|
||||
adapter->msg_enable = (1 << DEFAULT_DEBUG_LEVEL_SHIFT) - 1;
|
||||
wx = netdev_priv(netdev);
|
||||
wx->netdev = netdev;
|
||||
wx->pdev = pdev;
|
||||
|
||||
adapter->io_addr = devm_ioremap(&pdev->dev,
|
||||
pci_resource_start(pdev, 0),
|
||||
pci_resource_len(pdev, 0));
|
||||
if (!adapter->io_addr) {
|
||||
wx->msg_enable = (1 << DEFAULT_DEBUG_LEVEL_SHIFT) - 1;
|
||||
|
||||
wx->hw_addr = devm_ioremap(&pdev->dev,
|
||||
pci_resource_start(pdev, 0),
|
||||
pci_resource_len(pdev, 0));
|
||||
if (!wx->hw_addr) {
|
||||
err = -EIO;
|
||||
goto err_pci_release_regions;
|
||||
}
|
||||
@ -468,25 +329,25 @@ static int txgbe_probe(struct pci_dev *pdev,
|
||||
netdev->netdev_ops = &txgbe_netdev_ops;
|
||||
|
||||
/* setup the private structure */
|
||||
err = txgbe_sw_init(adapter);
|
||||
err = txgbe_sw_init(wx);
|
||||
if (err)
|
||||
goto err_free_mac_table;
|
||||
|
||||
/* check if flash load is done after hw power up */
|
||||
err = wx_check_flash_load(wxhw, TXGBE_SPI_ILDR_STATUS_PERST);
|
||||
err = wx_check_flash_load(wx, TXGBE_SPI_ILDR_STATUS_PERST);
|
||||
if (err)
|
||||
goto err_free_mac_table;
|
||||
err = wx_check_flash_load(wxhw, TXGBE_SPI_ILDR_STATUS_PWRRST);
|
||||
err = wx_check_flash_load(wx, TXGBE_SPI_ILDR_STATUS_PWRRST);
|
||||
if (err)
|
||||
goto err_free_mac_table;
|
||||
|
||||
err = wx_mng_present(wxhw);
|
||||
err = wx_mng_present(wx);
|
||||
if (err) {
|
||||
dev_err(&pdev->dev, "Management capability is not present\n");
|
||||
goto err_free_mac_table;
|
||||
}
|
||||
|
||||
err = txgbe_reset_hw(hw);
|
||||
err = txgbe_reset_hw(wx);
|
||||
if (err) {
|
||||
dev_err(&pdev->dev, "HW Init failed: %d\n", err);
|
||||
goto err_free_mac_table;
|
||||
@ -495,36 +356,36 @@ static int txgbe_probe(struct pci_dev *pdev,
|
||||
netdev->features |= NETIF_F_HIGHDMA;
|
||||
|
||||
/* make sure the EEPROM is good */
|
||||
err = txgbe_validate_eeprom_checksum(hw, NULL);
|
||||
err = txgbe_validate_eeprom_checksum(wx, NULL);
|
||||
if (err != 0) {
|
||||
dev_err(&pdev->dev, "The EEPROM Checksum Is Not Valid\n");
|
||||
wr32(wxhw, WX_MIS_RST, WX_MIS_RST_SW_RST);
|
||||
wr32(wx, WX_MIS_RST, WX_MIS_RST_SW_RST);
|
||||
err = -EIO;
|
||||
goto err_free_mac_table;
|
||||
}
|
||||
|
||||
eth_hw_addr_set(netdev, wxhw->mac.perm_addr);
|
||||
txgbe_mac_set_default_filter(adapter, wxhw->mac.perm_addr);
|
||||
eth_hw_addr_set(netdev, wx->mac.perm_addr);
|
||||
wx_mac_set_default_filter(wx, wx->mac.perm_addr);
|
||||
|
||||
/* Save off EEPROM version number and Option Rom version which
|
||||
* together make a unique identify for the eeprom
|
||||
*/
|
||||
wx_read_ee_hostif(wxhw,
|
||||
wxhw->eeprom.sw_region_offset + TXGBE_EEPROM_VERSION_H,
|
||||
wx_read_ee_hostif(wx,
|
||||
wx->eeprom.sw_region_offset + TXGBE_EEPROM_VERSION_H,
|
||||
&eeprom_verh);
|
||||
wx_read_ee_hostif(wxhw,
|
||||
wxhw->eeprom.sw_region_offset + TXGBE_EEPROM_VERSION_L,
|
||||
wx_read_ee_hostif(wx,
|
||||
wx->eeprom.sw_region_offset + TXGBE_EEPROM_VERSION_L,
|
||||
&eeprom_verl);
|
||||
etrack_id = (eeprom_verh << 16) | eeprom_verl;
|
||||
|
||||
wx_read_ee_hostif(wxhw,
|
||||
wxhw->eeprom.sw_region_offset + TXGBE_ISCSI_BOOT_CONFIG,
|
||||
wx_read_ee_hostif(wx,
|
||||
wx->eeprom.sw_region_offset + TXGBE_ISCSI_BOOT_CONFIG,
|
||||
&offset);
|
||||
|
||||
/* Make sure offset to SCSI block is valid */
|
||||
if (!(offset == 0x0) && !(offset == 0xffff)) {
|
||||
wx_read_ee_hostif(wxhw, offset + 0x84, &eeprom_cfg_blkh);
|
||||
wx_read_ee_hostif(wxhw, offset + 0x83, &eeprom_cfg_blkl);
|
||||
wx_read_ee_hostif(wx, offset + 0x84, &eeprom_cfg_blkh);
|
||||
wx_read_ee_hostif(wx, offset + 0x83, &eeprom_cfg_blkl);
|
||||
|
||||
/* Only display Option Rom if exist */
|
||||
if (eeprom_cfg_blkl && eeprom_cfg_blkh) {
|
||||
@ -532,15 +393,15 @@ static int txgbe_probe(struct pci_dev *pdev,
|
||||
build = (eeprom_cfg_blkl << 8) | (eeprom_cfg_blkh >> 8);
|
||||
patch = eeprom_cfg_blkh & 0x00ff;
|
||||
|
||||
snprintf(adapter->eeprom_id, sizeof(adapter->eeprom_id),
|
||||
snprintf(wx->eeprom_id, sizeof(wx->eeprom_id),
|
||||
"0x%08x, %d.%d.%d", etrack_id, major, build,
|
||||
patch);
|
||||
} else {
|
||||
snprintf(adapter->eeprom_id, sizeof(adapter->eeprom_id),
|
||||
snprintf(wx->eeprom_id, sizeof(wx->eeprom_id),
|
||||
"0x%08x", etrack_id);
|
||||
}
|
||||
} else {
|
||||
snprintf(adapter->eeprom_id, sizeof(adapter->eeprom_id),
|
||||
snprintf(wx->eeprom_id, sizeof(wx->eeprom_id),
|
||||
"0x%08x", etrack_id);
|
||||
}
|
||||
|
||||
@ -548,7 +409,7 @@ static int txgbe_probe(struct pci_dev *pdev,
|
||||
if (err)
|
||||
goto err_release_hw;
|
||||
|
||||
pci_set_drvdata(pdev, adapter);
|
||||
pci_set_drvdata(pdev, wx);
|
||||
|
||||
/* calculate the expected PCIe bandwidth required for optimal
|
||||
* performance. Note that some older parts will never have enough
|
||||
@ -556,27 +417,27 @@ static int txgbe_probe(struct pci_dev *pdev,
|
||||
* parts to ensure that no warning is displayed, as this could confuse
|
||||
* users otherwise.
|
||||
*/
|
||||
expected_gts = txgbe_enumerate_functions(adapter) * 10;
|
||||
expected_gts = txgbe_enumerate_functions(wx) * 10;
|
||||
|
||||
/* don't check link if we failed to enumerate functions */
|
||||
if (expected_gts > 0)
|
||||
txgbe_check_minimum_link(adapter);
|
||||
txgbe_check_minimum_link(wx);
|
||||
else
|
||||
dev_warn(&pdev->dev, "Failed to enumerate PF devices.\n");
|
||||
|
||||
/* First try to read PBA as a string */
|
||||
err = txgbe_read_pba_string(hw, part_str, TXGBE_PBANUM_LENGTH);
|
||||
err = txgbe_read_pba_string(wx, part_str, TXGBE_PBANUM_LENGTH);
|
||||
if (err)
|
||||
strncpy(part_str, "Unknown", TXGBE_PBANUM_LENGTH);
|
||||
|
||||
netif_info(adapter, probe, netdev, "%pM\n", netdev->dev_addr);
|
||||
netif_info(wx, probe, netdev, "%pM\n", netdev->dev_addr);
|
||||
|
||||
return 0;
|
||||
|
||||
err_release_hw:
|
||||
wx_control_hw(wxhw, false);
|
||||
wx_control_hw(wx, false);
|
||||
err_free_mac_table:
|
||||
kfree(adapter->mac_table);
|
||||
kfree(wx->mac_table);
|
||||
err_pci_release_regions:
|
||||
pci_disable_pcie_error_reporting(pdev);
|
||||
pci_release_selected_regions(pdev,
|
||||
@ -597,16 +458,16 @@ err_pci_disable_dev:
|
||||
**/
|
||||
static void txgbe_remove(struct pci_dev *pdev)
|
||||
{
|
||||
struct txgbe_adapter *adapter = pci_get_drvdata(pdev);
|
||||
struct wx *wx = pci_get_drvdata(pdev);
|
||||
struct net_device *netdev;
|
||||
|
||||
netdev = adapter->netdev;
|
||||
netdev = wx->netdev;
|
||||
unregister_netdev(netdev);
|
||||
|
||||
pci_release_selected_regions(pdev,
|
||||
pci_select_bars(pdev, IORESOURCE_MEM));
|
||||
|
||||
kfree(adapter->mac_table);
|
||||
kfree(wx->mac_table);
|
||||
|
||||
pci_disable_pcie_error_reporting(pdev);
|
||||
|
||||
|
@ -67,8 +67,16 @@
|
||||
#define TXGBE_PBANUM1_PTR 0x06
|
||||
#define TXGBE_PBANUM_PTR_GUARD 0xFAFA
|
||||
|
||||
struct txgbe_hw {
|
||||
struct wx_hw wxhw;
|
||||
};
|
||||
#define TXGBE_MAX_FDIR_INDICES 63
|
||||
|
||||
#define TXGBE_MAX_RX_QUEUES (TXGBE_MAX_FDIR_INDICES + 1)
|
||||
#define TXGBE_MAX_TX_QUEUES (TXGBE_MAX_FDIR_INDICES + 1)
|
||||
|
||||
#define TXGBE_SP_MAX_TX_QUEUES 128
|
||||
#define TXGBE_SP_MAX_RX_QUEUES 128
|
||||
#define TXGBE_SP_RAR_ENTRIES 128
|
||||
#define TXGBE_SP_MC_TBL_SIZE 128
|
||||
|
||||
extern char txgbe_driver_name[];
|
||||
|
||||
#endif /* _TXGBE_TYPE_H_ */
|
||||
|
Loading…
x
Reference in New Issue
Block a user