Tang Yuantian 00fa6e5d13 clk: mpc85xx: Update the driver to align to new clock bindings
The clock bindings for Freescale CoreNet platform are updated.
So, the driver needs to be updated accordingly.
The main changes include:
	- Added a new node to present the input system clock
	- Changed PLL and MUX's compatible string

Signed-off-by: Tang Yuantian <Yuantian.Tang@freescale.com>
Acked-by: Scott Wood <scottwood@freescale.com>
Signed-off-by: Mike Turquette <mturquette@linaro.org>
2014-03-19 17:04:14 -07:00
..
2014-01-17 13:39:42 -08:00
2013-12-19 11:45:17 -08:00
2014-03-19 12:35:07 -07:00
2013-11-04 12:23:18 -08:00
2012-08-31 11:05:18 -07:00
2013-05-31 12:07:45 -07:00
2014-02-24 23:07:53 -08:00
2014-03-19 12:54:03 -07:00