151d14f4ac
Move the check for the QSPI config option inside the function body. If the option is not enabled, the compiler will optimize away the empty function body so we can remove the other check for the config option. Signed-off-by: Steven King <sfking@fdwdc.com> Signed-off-by: Greg Ungerer <gerg@uclinux.org>
127 lines
2.9 KiB
C
127 lines
2.9 KiB
C
/***************************************************************************/
|
|
|
|
/*
|
|
* linux/arch/m68knommu/platform/5249/config.c
|
|
*
|
|
* Copyright (C) 2002, Greg Ungerer (gerg@snapgear.com)
|
|
*/
|
|
|
|
/***************************************************************************/
|
|
|
|
#include <linux/kernel.h>
|
|
#include <linux/param.h>
|
|
#include <linux/init.h>
|
|
#include <linux/io.h>
|
|
#include <linux/platform_device.h>
|
|
#include <asm/machdep.h>
|
|
#include <asm/coldfire.h>
|
|
#include <asm/mcfsim.h>
|
|
#include <asm/mcfclk.h>
|
|
|
|
/***************************************************************************/
|
|
|
|
DEFINE_CLK(pll, "pll.0", MCF_CLK);
|
|
DEFINE_CLK(sys, "sys.0", MCF_BUSCLK);
|
|
DEFINE_CLK(mcftmr0, "mcftmr.0", MCF_BUSCLK);
|
|
DEFINE_CLK(mcftmr1, "mcftmr.1", MCF_BUSCLK);
|
|
DEFINE_CLK(mcfuart0, "mcfuart.0", MCF_BUSCLK);
|
|
DEFINE_CLK(mcfuart1, "mcfuart.1", MCF_BUSCLK);
|
|
DEFINE_CLK(mcfqspi0, "mcfqspi.0", MCF_BUSCLK);
|
|
|
|
struct clk *mcf_clks[] = {
|
|
&clk_pll,
|
|
&clk_sys,
|
|
&clk_mcftmr0,
|
|
&clk_mcftmr1,
|
|
&clk_mcfuart0,
|
|
&clk_mcfuart1,
|
|
&clk_mcfqspi0,
|
|
NULL
|
|
};
|
|
|
|
/***************************************************************************/
|
|
|
|
#ifdef CONFIG_M5249C3
|
|
|
|
static struct resource m5249_smc91x_resources[] = {
|
|
{
|
|
.start = 0xe0000300,
|
|
.end = 0xe0000300 + 0x100,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
{
|
|
.start = MCF_IRQ_GPIO6,
|
|
.end = MCF_IRQ_GPIO6,
|
|
.flags = IORESOURCE_IRQ,
|
|
},
|
|
};
|
|
|
|
static struct platform_device m5249_smc91x = {
|
|
.name = "smc91x",
|
|
.id = 0,
|
|
.num_resources = ARRAY_SIZE(m5249_smc91x_resources),
|
|
.resource = m5249_smc91x_resources,
|
|
};
|
|
|
|
#endif /* CONFIG_M5249C3 */
|
|
|
|
static struct platform_device *m5249_devices[] __initdata = {
|
|
#ifdef CONFIG_M5249C3
|
|
&m5249_smc91x,
|
|
#endif
|
|
};
|
|
|
|
/***************************************************************************/
|
|
|
|
static void __init m5249_qspi_init(void)
|
|
{
|
|
#if IS_ENABLED(CONFIG_SPI_COLDFIRE_QSPI)
|
|
/* QSPI irq setup */
|
|
writeb(MCFSIM_ICR_AUTOVEC | MCFSIM_ICR_LEVEL4 | MCFSIM_ICR_PRI0,
|
|
MCFSIM_QSPIICR);
|
|
mcf_mapirq2imr(MCF_IRQ_QSPI, MCFINTC_QSPI);
|
|
#endif /* IS_ENABLED(CONFIG_SPI_COLDFIRE_QSPI) */
|
|
}
|
|
|
|
/***************************************************************************/
|
|
|
|
#ifdef CONFIG_M5249C3
|
|
|
|
static void __init m5249_smc91x_init(void)
|
|
{
|
|
u32 gpio;
|
|
|
|
/* Set the GPIO line as interrupt source for smc91x device */
|
|
gpio = readl(MCFSIM2_GPIOINTENABLE);
|
|
writel(gpio | 0x40, MCFSIM2_GPIOINTENABLE);
|
|
|
|
gpio = readl(MCFINTC2_INTPRI5);
|
|
writel(gpio | 0x04000000, MCFINTC2_INTPRI5);
|
|
}
|
|
|
|
#endif /* CONFIG_M5249C3 */
|
|
|
|
/***************************************************************************/
|
|
|
|
void __init config_BSP(char *commandp, int size)
|
|
{
|
|
mach_sched_init = hw_timer_init;
|
|
|
|
#ifdef CONFIG_M5249C3
|
|
m5249_smc91x_init();
|
|
#endif
|
|
m5249_qspi_init();
|
|
}
|
|
|
|
/***************************************************************************/
|
|
|
|
static int __init init_BSP(void)
|
|
{
|
|
platform_add_devices(m5249_devices, ARRAY_SIZE(m5249_devices));
|
|
return 0;
|
|
}
|
|
|
|
arch_initcall(init_BSP);
|
|
|
|
/***************************************************************************/
|