Chris Wilson 016fd0c1ae drm/i915: Clear the pending_gpu_fenced_access flag at the start of execbuffer
Otherwise once we use the buffer with a BLT command on gen2/3, we will
always regard future command submissions as continuing the fenced
access. However, now that we flush/invalidate between every batch we can
drop this pessimism.

Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
2012-07-25 18:23:55 +02:00
..
2012-07-25 18:23:48 +02:00
2012-07-25 18:23:48 +02:00
2012-07-25 18:23:49 +02:00
2012-07-25 18:23:50 +02:00
2012-07-25 18:23:50 +02:00
2012-07-25 18:23:48 +02:00
2012-07-05 13:27:58 +02:00
2012-07-20 12:21:39 +02:00
2012-07-25 18:23:48 +02:00