Tvrtko Ursulin 022d3093a9 drm/i915/icl: Prepare for more rings
Gen11 will add more VCS and VECS rings so prepare the
infrastructure to support that.

Bspec: 7021

v2: Rebase.
v3: Rebase.
v4: Rebase.
v5: Rebase.
v6:
  - Update for POR changes. (Daniele Ceraolo Spurio)
  - Add provisional guc engine ids - to be checked and confirmed.
v7:
  - Rebased.
  - Added the new ring masks.
  - Added the new HW ids.
v8:
  - Introduce I915_MAX_VCS/VECS to avoid magic numbers (Michal)

v9: increase MAX_ENGINE_INSTANCE to 3

Cc: Michal Wajdeczko <michal.wajdeczko@intel.com>
Signed-off-by: Tvrtko Ursulin <tvrtko.ursulin@intel.com>
Signed-off-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
Signed-off-by: Oscar Mateo <oscar.mateo@intel.com>
Signed-off-by: Daniele Ceraolo Spurio <daniele.ceraolospurio@intel.com>
Reviewed-by: Oscar Mateo <oscar.mateo@intel.com>
Signed-off-by: Mika Kuoppala <mika.kuoppala@linux.intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20180228101153.7224-1-mika.kuoppala@linux.intel.com
2018-03-01 14:13:47 +02:00
..
2018-01-30 18:05:25 +01:00
2018-02-01 11:35:46 +10:00
2018-02-06 09:59:40 -08:00
2018-03-01 14:13:47 +02:00
2018-02-16 09:29:27 +10:00
2018-02-16 09:29:27 +10:00
2017-12-27 19:00:09 -05:00
2018-02-23 11:12:52 +10:00
2018-02-19 14:19:04 -05:00
2017-11-15 20:42:10 -08:00
2018-02-19 14:19:52 -05:00
2018-02-16 09:29:27 +10:00
2018-02-16 09:29:27 +10:00
2017-12-19 21:37:24 +10:00
2017-12-19 21:37:24 +10:00
2017-11-23 12:31:49 +02:00
2017-11-15 20:42:10 -08:00
2018-01-25 11:42:25 +10:00
2018-01-24 15:49:04 -05:00