34f92b6762
Update AHCI-PHY binding document for UniPhier Pro4 SoC. Add a compatible
string, clock and reset lines for the SoC to the document.
Pro4 AHCI-PHY needs to control additional GIO clock line and reset lines
("pm", "tx", and "rx").
Signed-off-by: Kunihiko Hayashi <hayashi.kunihiko@socionext.com>
Reviewed-by: Rob Herring <robh@kernel.org>
Link: https://lore.kernel.org/r/1635503947-18250-8-git-send-email-hayashi.kunihiko@socionext.com
Signed-off-by: Vinod Koul <vkoul@kernel.org>
90 lines
1.9 KiB
YAML
90 lines
1.9 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/phy/socionext,uniphier-ahci-phy.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Socionext UniPhier AHCI PHY
|
|
|
|
description: |
|
|
This describes the deivcetree bindings for PHY interfaces built into
|
|
AHCI controller implemented on Socionext UniPhier SoCs.
|
|
|
|
maintainers:
|
|
- Kunihiko Hayashi <hayashi.kunihiko@socionext.com>
|
|
|
|
properties:
|
|
compatible:
|
|
enum:
|
|
- socionext,uniphier-pro4-ahci-phy
|
|
- socionext,uniphier-pxs2-ahci-phy
|
|
- socionext,uniphier-pxs3-ahci-phy
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
"#phy-cells":
|
|
const: 0
|
|
|
|
clocks:
|
|
minItems: 1
|
|
maxItems: 2
|
|
|
|
clock-names:
|
|
oneOf:
|
|
- items: # for PXs2
|
|
- const: link
|
|
- items: # for Pro4
|
|
- const: link
|
|
- const: gio
|
|
- items: # for others
|
|
- const: link
|
|
- const: phy
|
|
|
|
resets:
|
|
minItems: 2
|
|
maxItems: 5
|
|
|
|
reset-names:
|
|
oneOf:
|
|
- items: # for Pro4
|
|
- const: link
|
|
- const: gio
|
|
- const: pm
|
|
- const: tx
|
|
- const: rx
|
|
- items: # for others
|
|
- const: link
|
|
- const: phy
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- "#phy-cells"
|
|
- clocks
|
|
- clock-names
|
|
- resets
|
|
- reset-names
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
ahci-glue@65700000 {
|
|
compatible = "socionext,uniphier-pxs3-ahci-glue",
|
|
"simple-mfd";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
ranges = <0 0x65700000 0x100>;
|
|
|
|
ahci_phy: phy@10 {
|
|
compatible = "socionext,uniphier-pxs3-ahci-phy";
|
|
reg = <0x10 0x10>;
|
|
#phy-cells = <0>;
|
|
clock-names = "link", "phy";
|
|
clocks = <&sys_clk 28>, <&sys_clk 30>;
|
|
reset-names = "link", "phy";
|
|
resets = <&sys_rst 28>, <&sys_rst 30>;
|
|
};
|
|
};
|