Peter De Schrijver 030999fe51 clk: tegra: disable SSC for PLL_D2
PLLD2 is used for HDMI which does not allow Spread Spectrum clocking.

Signed-off-by: Peter De Schrijver <pdeschrijver@nvidia.com>
Tested-by: Thierry Reding <treding@nvidia.com>
Acked-by: Thierry Reding <treding@nvidia.com>
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
2017-08-23 15:58:56 -07:00
..
2017-07-17 18:31:06 -07:00
2017-06-19 17:14:11 -07:00
2016-03-02 17:44:59 -08:00
2016-12-15 15:39:02 -08:00
2017-08-23 15:39:58 -07:00
2017-08-23 15:30:29 -07:00
2016-04-15 16:50:04 -07:00
2017-08-23 15:58:56 -07:00
2017-08-23 15:53:25 -07:00
2017-06-19 19:02:42 -07:00
2016-03-02 17:48:26 -08:00
2017-06-02 15:37:45 -07:00
2016-11-09 12:05:50 -08:00
2017-07-17 11:51:10 -07:00
2016-10-23 10:18:45 -07:00