Huacai Chen 033cffeedb MIPS: Add MIPS_CPU_FTLB for Loongson-3A R2
Loongson-3A R2 and newer CPU have FTLB, but Config0.MT is 1, so add
MIPS_CPU_FTLB to the CPU options.

Signed-off-by: Huacai Chen <chenhc@lemote.com>
Cc: John Crispin <john@phrozen.org>
Cc: Steven J . Hill <Steven.Hill@caviumnetworks.com>
Cc: Fuxin Zhang <zhangfx@lemote.com>
Cc: Zhangjin Wu <wuzhangjin@gmail.com>
Cc: linux-mips@linux-mips.org
Cc: stable@vger.kernel.org
Patchwork: https://patchwork.linux-mips.org/patch/15752/
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2017-03-21 21:51:26 +01:00
..
2017-02-13 18:57:34 +00:00
2017-01-03 16:34:34 +01:00
2017-01-25 02:51:11 +01:00
2014-05-24 00:07:01 +02:00
2016-12-25 10:47:44 +01:00
2016-05-09 12:00:02 +02:00
2017-03-08 12:11:13 +01:00
2017-03-08 12:11:13 +01:00
2017-03-08 12:11:13 +01:00
2017-03-08 12:11:13 +01:00
2014-05-24 00:07:01 +02:00