Apurva Nandan 0395be967b
spi: cadence-quadspi: Fix check condition for DTR ops
buswidth and dtr fields in spi_mem_op are only valid when the
corresponding spi_mem_op phase has a non-zero length. For example,
SPI NAND core doesn't set buswidth when using SPI_MEM_OP_NO_ADDR
phase.

Fix the dtr checks in set_protocol() and suppports_mem_op() to
ignore empty spi_mem_op phases, as checking for dtr field in
empty phase will result in false negatives.

Signed-off-by: Apurva Nandan <a-nandan@ti.com>
Link: https://lore.kernel.org/r/20210716232504.182-3-a-nandan@ti.com
Signed-off-by: Mark Brown <broonie@kernel.org>
2021-08-05 20:18:10 +01:00
..
2021-06-04 15:27:11 +01:00
2021-07-20 13:34:05 +01:00
2020-10-08 23:00:06 +01:00
2020-07-17 16:38:47 +01:00
2021-04-21 16:07:04 +01:00
2021-08-02 12:20:20 +01:00
2020-10-24 10:33:08 -07:00
2021-05-11 15:42:47 +01:00