Sunil Goutham 04a21ef303 octeontx2-pf: Setup interrupts and NAPI handler
Completion queue (CQ) is the one with which HW notifies SW on a packet
reception or transmission. Each of the RQ and SQ are mapped to a unique
CQ and again both CQs are mapped to same interrupt ie the CINT. So that
each core has one interrupt source in whose handler both Rx and Tx
notifications are processed.

Also
- Registered a NAPI handler for the CINT.
- Setup coalescing parameters.
- IRQ affinity hints etc

Signed-off-by: Sunil Goutham <sgoutham@marvell.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
2020-01-27 14:33:39 +01:00
..
2020-01-25 10:43:19 +01:00
2020-01-21 12:02:25 +01:00
2019-12-09 10:36:44 -08:00
2020-01-17 11:27:49 +01:00
2020-01-14 11:31:41 -08:00
2019-12-08 17:48:42 -08:00