67905540e8
Most of the Allwinner SoCs (at this time, all but the A10) also have a High Speed timers that are not using the 24MHz oscillator as a source but rather the AHB clock running much faster. The IP is slightly different between the A10s/A13 and the one used in the A20/A31, since the latter have 4 timers available, while the former have only 2 of them. [dlezcano] : Fixed conflict with b788beda "Order Kconfig options alphabetically" Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com> Tested-by: Emilio López <emilio@elopez.com.ar> Signed-off-by: Daniel Lezcano <daniel.lezcano@linaro.org>
16 lines
333 B
Plaintext
16 lines
333 B
Plaintext
config ARCH_SUNXI
|
|
bool "Allwinner A1X SOCs" if ARCH_MULTI_V7
|
|
select ARCH_REQUIRE_GPIOLIB
|
|
select ARM_GIC
|
|
select CLKSRC_MMIO
|
|
select CLKSRC_OF
|
|
select COMMON_CLK
|
|
select GENERIC_CLOCKEVENTS
|
|
select GENERIC_IRQ_CHIP
|
|
select HAVE_SMP
|
|
select PINCTRL
|
|
select PINCTRL_SUNXI
|
|
select SPARSE_IRQ
|
|
select SUN4I_TIMER
|
|
select SUN5I_HSTIMER
|