Fabio Estevam 05e062f92c clk: imx: clk-imx6q: Provide initial IPU clock settings for mx6dl
Currently it is not possible to use HDMI and LVDS at the same time on a
imx6dl-sabresd board.

Fix this usecase by setting IMX6QDL_CLK_PLL3_PFD1_540M to 540MHz and
also by setting it as the parent of IMX6QDL_CLK_IPU1_SEL.

Based on the configuration done in the FSL kernel.

Signed-off-by: Fabio Estevam <fabio.estevam@freescale.com>
Signed-off-by: Shawn Guo <shawnguo@kernel.org>
2015-07-13 16:35:30 +08:00
..
2015-06-26 11:08:27 -07:00
2015-06-10 22:46:34 -07:00
2015-06-26 11:54:29 -07:00
2015-06-26 14:51:15 -07:00
2015-07-01 14:44:22 -07:00
2015-06-26 11:54:29 -07:00
2015-06-13 08:44:14 -07:00
2015-07-02 14:40:49 -07:00
2015-06-26 14:51:15 -07:00
2015-07-01 19:40:18 -07:00
2015-07-05 10:54:09 -07:00
2015-06-19 01:18:43 +02:00
2015-06-23 13:32:38 -07:00
2015-07-02 14:40:49 -07:00
2015-07-02 14:40:49 -07:00
2015-06-28 12:32:13 -07:00
2015-07-03 12:11:17 -07:00
2015-07-03 16:02:25 -07:00