Ralf Baechle 075c733e19 [MIPS] RM7000: Enable ICACHE_REFILLS_WORKAROUND_WAR.
The RM7000 processors and the E9000 cores have a bug (though PMC-Sierra
opposes it being called that) where invalid instructions in the same
I-cache line worth of instructions being fetched may case spurious
exceptions.

The workaround for this was only enabled for E9000 cores; enable it also
for all RM7000-based platforms.

Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
2007-07-06 16:17:11 +01:00
..
2007-06-02 01:02:09 -04:00
2007-06-01 08:18:29 -07:00
2007-05-30 13:15:06 +01:00
2007-05-11 08:29:34 -07:00
2007-06-01 08:18:29 -07:00
2007-06-25 14:54:52 -07:00
2007-05-08 11:15:20 -07:00
2007-06-19 13:10:20 +02:00
2007-05-14 09:55:35 +09:00
2007-06-24 08:59:11 -07:00
2007-05-11 08:29:34 -07:00
2007-04-27 14:23:33 +03:00
2007-06-13 20:44:42 +00:00
2007-05-07 12:12:50 -07:00
2007-05-31 11:03:27 +02:00