Georg Ottinger 09c6bdee51 iio: adc: at91: disable adc channel interrupt in timeout case
Having a brief look at at91_adc_read_raw() it is obvious that in the case
of a timeout the setting of AT91_ADC_CHDR and AT91_ADC_IDR registers is
omitted. If 2 different channels are queried we can end up with a
situation where two interrupts are enabled, but only one interrupt is
cleared in the interrupt handler. Resulting in a interrupt loop and a
system hang.

Signed-off-by: Georg Ottinger <g.ottinger@abatec.at>
Acked-by: Ludovic Desroches <ludovic.desroches@microchip.com>
Cc: <Stable@vger.kernel.org>
Signed-off-by: Jonathan Cameron <Jonathan.Cameron@huawei.com>
2019-03-09 16:55:07 +00:00
..
2019-03-08 08:23:15 -08:00
2019-03-08 14:12:17 -08:00
2019-01-10 13:39:19 +02:00
2019-03-08 14:12:17 -08:00
2019-03-06 09:41:12 -08:00
2019-03-06 09:41:12 -08:00
2019-03-06 10:15:42 -08:00
2019-01-10 05:58:52 +10:00
2019-02-11 09:05:58 +01:00
2019-03-08 08:23:15 -08:00
2019-03-06 14:18:59 -08:00
2019-03-08 10:02:58 -08:00
2019-03-06 14:52:48 -08:00
2019-03-04 19:33:04 -08:00
2019-03-08 14:12:17 -08:00
2019-02-08 14:20:32 +01:00
2019-01-05 11:30:37 -08:00
2018-12-28 16:52:18 -08:00
2019-03-08 14:12:17 -08:00
2019-03-04 19:23:56 -08:00
2019-03-07 12:56:26 -08:00
2019-01-28 08:13:52 +01:00
2019-03-08 14:12:17 -08:00
2019-03-06 12:59:46 -08:00
2019-03-06 14:52:48 -08:00
2019-01-05 11:23:17 -08:00
2019-03-08 08:23:15 -08:00
2018-12-29 13:03:29 -08:00
2018-12-24 12:06:56 +01:00
2019-01-25 16:40:40 +01:00
2019-02-15 17:21:32 +01:00
2019-03-08 14:12:17 -08:00
2019-03-06 09:41:12 -08:00
2019-03-04 15:32:51 +00:00
2019-03-06 09:41:12 -08:00
2019-03-07 12:20:11 -08:00
2019-03-06 16:48:27 -08:00
2019-01-18 09:58:04 +01:00
2019-03-07 12:56:26 -08:00
2019-03-08 09:58:20 -08:00
2019-03-08 10:02:58 -08:00