Takeshi Kihara 0a30284b9f clk: renesas: r8a7795: Fix HDMI parent clock
Correct HDMI parent clock so that the rate of the
HDMI clock is 1/4 rather than 1/2 of the rate of PLL1
as per the v0.52 (Jun, 15) manual.

Signed-off-by: Takeshi Kihara <takeshi.kihara.df@renesas.com>
Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
2016-11-07 15:16:18 +01:00
..
2016-09-20 17:03:04 -07:00
2016-10-07 21:16:16 -07:00
2016-10-07 21:34:49 -07:00
2016-10-07 21:23:40 -07:00
2016-03-02 17:44:59 -08:00
2016-09-16 16:19:50 -07:00
2016-04-15 16:50:04 -07:00
2016-03-02 17:46:55 -08:00
2016-08-01 18:37:45 -04:00
2016-07-12 11:24:07 +02:00
2016-03-02 17:48:26 -08:00
2016-07-06 17:55:31 -07:00
2016-09-14 13:54:35 -07:00