Dinh Nguyen d0ce6aca9d clk: socfpga: remove the setting of clk-phase for sdmmc_clk
Now that the SDMMC driver supports setting the clk-phase, we can remove
the need to do it in the clock driver.

Acked-by: Stephen Boyd <sboyd@kernel.org>
Signed-off-by: Dinh Nguyen <dinguyen@kernel.org>
Link: https://lore.kernel.org/r/20221114230217.202634-5-dinguyen@kernel.org
Signed-off-by: Ulf Hansson <ulf.hansson@linaro.org>
2022-12-07 13:22:37 +01:00
..
2022-03-11 18:22:15 -08:00
2022-10-03 12:34:32 -07:00
2022-10-10 20:37:50 -07:00
2022-03-11 18:22:15 -08:00
2022-10-17 14:06:07 -07:00