Will Deacon 0cbad9c9df ARM: 7854/1: lockref: add support for lockless lockrefs using cmpxchg64
Our spinlocks are only 32-bit (2x16-bit tickets) and, on processors
with 64-bit atomic instructions, cmpxchg64 makes use of the double-word
exclusive accessors.

This patch wires up the cmpxchg-based lockless lockref implementation
for ARM.

Signed-off-by: Will Deacon <will.deacon@arm.com>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
2013-10-29 11:06:11 +00:00
..
2013-09-09 16:35:29 -07:00
2012-03-28 18:30:01 +01:00
2012-03-28 18:30:01 +01:00
2012-03-28 18:30:01 +01:00
2012-12-20 10:07:25 -08:00
2012-07-05 09:50:55 +01:00
2009-03-15 21:01:20 -04:00
2011-03-31 11:26:23 -03:00
2013-04-17 21:38:10 +02:00
2013-07-02 13:43:38 -07:00
2011-03-31 11:26:23 -03:00
2012-09-14 09:21:59 -05:00
2012-09-14 13:53:39 +00:00
2013-04-17 21:38:10 +02:00
2010-10-29 13:14:40 -05:00
2012-07-24 15:27:28 +08:00
2013-06-26 10:50:04 -07:00
2013-01-23 13:29:17 -05:00
2013-08-30 15:47:37 -07:00
2013-08-01 20:51:13 +01:00
2013-07-08 22:08:51 +01:00
2012-02-23 20:19:04 -07:00
2013-05-21 14:24:11 +00:00
2013-04-17 21:38:10 +02:00
2010-10-01 22:32:18 -04:00
2008-11-27 12:37:59 +00:00
2012-08-08 16:34:01 +00:00
2011-03-31 11:26:23 -03:00
2012-01-16 08:56:25 -06:00
2011-07-12 11:19:29 -05:00